INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:16:30 PDT 2020
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command       ap_part_info done; 6.16 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.84 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.51 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.63 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.28 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.07 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.85 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 2.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.97 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.19 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 967.691 ; gain = 537.879 ; free physical = 190657 ; free virtual = 190664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 967.691 ; gain = 537.879 ; free physical = 190657 ; free virtual = 190664
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 967.691 ; gain = 537.879 ; free physical = 190651 ; free virtual = 190657
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:348) automatically.
Command           transform done; 0.44 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-61] src/kernel_xilinx.cpp:340: unsupported memory access on variable 'local_C.V' which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-43] src/kernel_xilinx.cpp:401: use or assignment of a non-static pointer 'select.ln401' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-41] src/kernel_xilinx.cpp:401: unsupported pointer reinterpretation from type '[2 x i64]*' to type '[1 x i64]*'.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 2.31 sec.
Command       elaborate done; error code: 2; 22.91 sec.
Command     csynth_design done; error code: 2; 22.93 sec.
Command   ap_source done; error code: 1; 35.44 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:31:33 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.91 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.56 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.07 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4.14 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.1 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Done: GCC PP time: 7.3 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.07 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2.06 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.1 sec.
Command         tidy_31 done; 3.25 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.22 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.67 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190653
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190653
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.6 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190648
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
Command           transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190638 ; free virtual = 190645
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:299) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:354) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:172) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:304) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:313) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:320) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:363) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:181) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:225) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:407) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:408) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:524) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:530) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:536) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:542) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:548) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:554) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:564) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:570) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:576) is invalid: it has no data producer
ERROR: [XFORM 203-711] Bundled bus interface gmem failed dataflow checking: it cannot read data in multiple processes. This is allowed only if the shared array is marked as stable. Consult the user guide on usage of the stable HLS pragma/directive.
ERROR: [XFORM 203-711] Bundled bus interface gmem has read operations in function:  'A_IO_L3_in' and 'B_IO_L3_in'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in94'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in96'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE98'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out100'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out102'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out104'.
Command           transform done; error code: 1; 2.37 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 5.02 sec.
Command       elaborate done; error code: 2; 26.82 sec.
Command     csynth_design done; error code: 2; 26.84 sec.
Command   ap_source done; error code: 1; 39.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:34:06 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.71 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.33 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.81 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.81 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.71 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.41 sec.
INFO-FLOW: Done: GCC PP time: 7.4 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.24 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2.24 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.03 sec.
Command         tidy_31 done; 3.37 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.07 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.47 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.52 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.51 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
Command           transform done; 0.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190642 ; free virtual = 190649
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:299) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:354) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:172) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:304) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:313) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:320) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:363) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:181) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:225) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:407) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:408) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:524) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:530) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:536) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:542) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:548) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:554) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:564) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:570) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:576) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in94'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in96'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE98'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out100'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out102'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out104'.
Command           transform done; error code: 1; 2.42 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.94 sec.
Command       elaborate done; error code: 2; 27.03 sec.
Command     csynth_design done; error code: 2; 27.04 sec.
Command   ap_source done; error code: 1; 39.37 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:36:53 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.89 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.56 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.04 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.79 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.31 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.35 sec.
INFO-FLOW: Done: GCC PP time: 7.4 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 0.97 sec.
Command       elaborate done; error code: 2; 10.69 sec.
Command     csynth_design done; error code: 2; 10.71 sec.
Command   ap_source done; error code: 1; 23.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:41:56 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.93 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.61 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.14 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.83 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.65 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.2 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.23 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.11 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.05 sec.
Command         tidy_31 done; 3.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.89 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.41 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190648
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
Command           transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190638 ; free virtual = 190645
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:309) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:364) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:177) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:314) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:323) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:330) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:373) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:186) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:418) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:539) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:545) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:551) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:557) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:563) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:569) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:579) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:585) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:591) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in94'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in96'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE98'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out100'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out102'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out104'.
Command           transform done; error code: 1; 2.39 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.7 sec.
Command       elaborate done; error code: 2; 25.56 sec.
Command     csynth_design done; error code: 2; 25.58 sec.
Command   ap_source done; error code: 1; 38.3 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:44:06 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.25 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.61 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.14 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.79 sec.
Command   ap_source done; error code: 1; 11.69 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sat Mar 21 23:48:30 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.58 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.08 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.88 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/kernel_xilinx.cpp:625:5
Execute         send_msg_by_id WARNING @200-471@%s%s 1 src/kernel_xilinx.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/kernel_xilinx.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.91 sec.
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.09 sec.
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.95 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
Command           transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:625) in function 'kernel0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:309) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:364) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:177) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:625) in function 'kernel0' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:314) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:323) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:330) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:373) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:186) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:418) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE100' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE100' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:539) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:545) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:551) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:557) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:563) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:569) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:579) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:585) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:591) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in95'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in97'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE100'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out101'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out103'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out105'.
Command           transform done; error code: 1; 2.27 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.58 sec.
Command       elaborate done; error code: 2; 25.48 sec.
Command     csynth_design done; error code: 2; 25.5 sec.
Command   ap_source done; error code: 1; 38.19 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:24:52 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.29 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.37 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.04 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.7 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.57 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.61 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.13 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.01 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.12 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2.04 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Command         tidy_31 done; 3.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.97 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.4 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.32 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190648
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:305) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:348) automatically.
Command           transform done; 0.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-61] src/kernel_xilinx.cpp:340: unsupported memory access on variable 'local_C.V' which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-43] src/kernel_xilinx.cpp:401: use or assignment of a non-static pointer 'select.ln401' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-41] src/kernel_xilinx.cpp:401: unsupported pointer reinterpretation from type '[2 x i64]*' to type '[1 x i64]*'.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 2.38 sec.
Command       elaborate done; error code: 2; 23.34 sec.
Command     csynth_design done; error code: 2; 23.36 sec.
Command   ap_source done; error code: 1; 38.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:28:06 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.8 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.45 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.94 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.89 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.61 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: child killed: interrupt
Command         clang done; error code: 2; 0.78 sec.
Command       elaborate done; error code: 2; 4.73 sec.
Command     csynth_design done; error code: 2; 4.75 sec.
Command   ap_source done; error code: 1; 18.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:30:40 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.96 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.6 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.11 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.91 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:33:54 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.94 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.17 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.25 sec.
Command           ap_source done; 0.25 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.61 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.11 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.04 sec.
Command   ap_source done; error code: 1; 11.89 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:34:43 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.22 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.88 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.31 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.12 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.57 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:39:23 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.55 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.08 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.65 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:41:46 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.01 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.7 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.24 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.75 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:47:33 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.57 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.06 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.84 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:56:38 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.64 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.12 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.87 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 10:59:24 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.82 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.5 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.02 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.42 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.67 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.25 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.23 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.96 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.05 sec.
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.44 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:392) automatically.
Command           transform done; 0.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:321) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:376) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:185) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:326) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:335) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:342) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:385) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:194) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:98) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:237) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:429) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:430) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:392) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:550) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:556) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:562) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:568) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:574) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:580) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:590) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:596) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:602) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in94'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in96'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE98'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out100'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out102'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out104'.
Command           transform done; error code: 1; 2.35 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.79 sec.
Command       elaborate done; error code: 2; 26.18 sec.
Command     csynth_design done; error code: 2; 26.2 sec.
Command   ap_source done; error code: 1; 35.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:06:20 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.9 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.56 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.05 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.84 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.58 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.12 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 6.9 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.07 sec.
Command         tidy_31 done; 3.17 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.95 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.44 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:400) automatically.
Command           transform done; 0.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:329) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:96) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:384) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:193) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:334) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:343) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:350) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:96) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:393) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:202) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:105) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:106) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:245) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:246) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:437) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:438) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE102' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE102' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE103' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE103' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE104' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE104' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:400) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:558) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:564) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:570) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:576) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:582) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:588) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:598) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:604) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:610) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in99'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in101'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE103'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE104'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out105'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out107'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out109'.
Command           transform done; error code: 1; 2.31 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.65 sec.
Command       elaborate done; error code: 2; 25.39 sec.
Command     csynth_design done; error code: 2; 25.41 sec.
Command   ap_source done; error code: 1; 38.02 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:08:08 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.86 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.5 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.99 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.82 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.5 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.22 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.24 sec.
INFO-FLOW: Done: GCC PP time: 7 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2.1 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1 sec.
Command         tidy_31 done; 3.19 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.41 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.4 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:402) automatically.
Command           transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:331) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:386) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:195) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:336) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:345) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:352) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:395) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:204) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:107) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:247) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:248) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:439) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:440) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:392) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE102' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE102' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE103' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE103' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE104' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE104' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:402) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:566) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:572) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:578) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:584) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:590) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:600) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:606) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:612) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in101'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE103'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE104'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out105'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out107'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out109'.
Command           transform done; error code: 1; 2.44 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.84 sec.
Command       elaborate done; error code: 2; 25.79 sec.
Command     csynth_design done; error code: 2; 25.81 sec.
Command   ap_source done; error code: 1; 38.33 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:14:26 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.88 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.54 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.04 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.73 sec.
Command   ap_source done; error code: 1; 11.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:14:53 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 5.5 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.2 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 6.67 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.54 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.62 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Command         tidy_31 done; 3.08 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.74 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:412) automatically.
Command           transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:341) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:248) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:396) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:195) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:346) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:355) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:362) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:248) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:405) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:204) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:107) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:449) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:450) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:412) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:582) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:588) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:594) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:600) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:610) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:616) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:622) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE108'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE109'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out110'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out112'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out114'.
Command           transform done; error code: 1; 2.4 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.81 sec.
Command       elaborate done; error code: 2; 25.56 sec.
Command     csynth_design done; error code: 2; 25.58 sec.
Command   ap_source done; error code: 1; 36.52 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:16:22 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.78 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.45 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.9 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.65 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.64 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.25 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.24 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.82 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.16 sec.
Command         tidy_31 done; 3.08 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.02 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:414) automatically.
Command           transform done; 0.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:343) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:249) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:398) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:196) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:348) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:357) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:364) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:249) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:407) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:205) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:109) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:260) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:451) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:452) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:414) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:572) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:578) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:584) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:590) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:596) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:602) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:612) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:618) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:624) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in104'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in106'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE108'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE109'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out110'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out112'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out114'.
Command           transform done; error code: 1; 2.45 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.83 sec.
Command       elaborate done; error code: 2; 25.63 sec.
Command     csynth_design done; error code: 2; 25.65 sec.
Command   ap_source done; error code: 1; 37.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:18:18 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 8.2 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.86 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 9.34 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.76 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.62 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.27 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 0.85 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.87 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 3.01 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.95 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.39 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190639 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:416) automatically.
Command           transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190636 ; free virtual = 190643
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:345) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:250) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:400) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:197) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:350) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:359) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:366) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:250) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:409) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:206) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:109) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:110) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:261) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:262) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:453) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:454) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:416) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:574) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:580) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:586) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:592) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:598) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:604) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:614) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:620) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:626) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_A_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_A_IO_L2_in_2.V.V' has write operations in process function 'A_IO_L2_in104'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in106'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE108'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE109'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out110'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out112'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out114'.
Command           transform done; error code: 1; 2.3 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.63 sec.
Command       elaborate done; error code: 2; 25.24 sec.
Command     csynth_design done; error code: 2; 25.26 sec.
Command   ap_source done; error code: 1; 39.1 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 11:23:29 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.9 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.57 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.1 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.86 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.61 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.25 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.92 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 3.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.91 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.37 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.11 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.38 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:494) automatically.
Command           transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:423) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:328) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:478) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:428) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:437) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:444) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:328) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:487) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:339) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:531) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:532) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:484) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE111' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE111' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE112' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE112' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE113' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE113' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:494) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:658) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:664) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:670) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:676) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:682) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:692) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:698) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:704) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_B_B_IO_L2_in_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_B_IO_L2_in_2.V.V' has write operations in process function 'B_IO_L2_in110'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE112'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE113'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out114'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out116'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out118'.
Command           transform done; error code: 1; 2.52 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.99 sec.
Command       elaborate done; error code: 2; 25.42 sec.
Command     csynth_design done; error code: 2; 25.43 sec.
Command   ap_source done; error code: 1; 38.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:14:51 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.88 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.53 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.02 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.93 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.27 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.2 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.91 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.05 sec.
Command         tidy_31 done; 3.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.93 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.4 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
Command           transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190647
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:608) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:609) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE115' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE115' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE116' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE116' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE117' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE117' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:741) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:747) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:753) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:759) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' (src/kernel_xilinx.cpp:769) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' (src/kernel_xilinx.cpp:775) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:781) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE116'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE117'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_0_0.V.V' has read operations in process function 'C_drain_IO_L1_out118'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L1_out_1_0.V.V' has read operations in process function 'C_drain_IO_L1_out120'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out122'.
Command           transform done; error code: 1; 2.39 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.79 sec.
Command       elaborate done; error code: 2; 25.62 sec.
Command     csynth_design done; error code: 2; 25.63 sec.
Command   ap_source done; error code: 1; 38.3 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:18:21 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.94 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.57 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.06 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.21 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.27 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.03 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.86 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.4 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
Command           transform done; 0.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:628) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:629) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:678) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:679) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE126' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE126' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE127' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE127' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE128' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE128' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:811) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:817) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:823) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:829) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' (src/kernel_xilinx.cpp:851) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE127'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE128'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_C_drain_C_drain_IO_L2_out_0.V.V' has read operations in process function 'C_drain_IO_L2_out131'.
Command           transform done; error code: 1; 2.43 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.83 sec.
Command       elaborate done; error code: 2; 25.61 sec.
Command     csynth_design done; error code: 2; 25.63 sec.
Command   ap_source done; error code: 1; 38.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:21:05 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.93 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.58 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.07 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.86 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.25 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.02 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
Command           transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190647
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:764) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:764) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:628) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:629) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:678) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:679) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE131' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE131' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE132' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE132' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE133' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE133' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:838) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:844) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:850) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:856) is invalid: it has no data consumer.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_0_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_0_2.V.V' has write operations in process function 'PE132'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE133'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
Command           transform done; error code: 1; 2.47 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.96 sec.
Command       elaborate done; error code: 2; 26 sec.
Command     csynth_design done; error code: 2; 26.02 sec.
Command   ap_source done; error code: 1; 38.68 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:25:07 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.93 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.57 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.08 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.89 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.23 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.04 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.87 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.05 sec.
Command         tidy_31 done; 3.03 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.96 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.39 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.41 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
Command           transform done; 0.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:591) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:600) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:664) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:665) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:714) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:715) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE135' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE135' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE136' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE136' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE137' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE137' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_1_2.V.V' (src/kernel_xilinx.cpp:880) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:886) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:892) is invalid: it has no data consumer.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE137'.
ERROR: [XFORM 203-711] Internal stream 'fifo_A_PE_1_2.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_A_PE_1_2.V.V' has write operations in process function 'PE'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
Command           transform done; error code: 1; 2.52 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 5.05 sec.
Command       elaborate done; error code: 2; 25.91 sec.
Command     csynth_design done; error code: 2; 25.93 sec.
Command   ap_source done; error code: 1; 38.62 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:26:44 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.79 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.45 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.92 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.59 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.1 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.23 sec.
INFO-FLOW: Done: GCC PP time: 6.9 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.1 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.12 sec.
Command         tidy_31 done; 3.24 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.94 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.33 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190649
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
Command           transform done; 0.48 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:591) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:600) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:664) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:665) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:714) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:715) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE135' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE135' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE136' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE136' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE138' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE138' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_0.V.V' (src/kernel_xilinx.cpp:886) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_PE_2_1.V.V' (src/kernel_xilinx.cpp:892) is invalid: it has no data consumer.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_0.V.V' has write operations in process function 'PE138'.
ERROR: [XFORM 203-711] Internal stream 'fifo_B_PE_2_1.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_B_PE_2_1.V.V' has write operations in process function 'PE'.
Command           transform done; error code: 1; 2.47 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 4.96 sec.
Command       elaborate done; error code: 2; 25.79 sec.
Command     csynth_design done; error code: 2; 25.81 sec.
Command   ap_source done; error code: 1; 38.04 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:30:17 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.81 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.49 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.02 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.89 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.86 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.1 sec.
Command         tidy_31 done; 3.08 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.48 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190642 ; free virtual = 190649
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:633) automatically.
Command           transform done; 0.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190639 ; free virtual = 190646
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:826) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:672) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:617) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:826) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:672) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:626) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:690) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:691) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:740) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:741) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:623) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:633) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190615 ; free virtual = 190621
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:590:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:588:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:585:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:581:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:580:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:590:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:588:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:585:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:581:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:580:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:559:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:557:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:554:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:550:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:549:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:559:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:557:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:554:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:550:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:549:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:854:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:852:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:849:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:848:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:828:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:823:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:822:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:797:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:795:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:792:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:791:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:615:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:648:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:247:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:244:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:243:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:242:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:273:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:271:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:305:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:822:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:615:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:674:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:648:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:690:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:690:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:271:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:331:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:305:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:490:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:523:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:635:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:313:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:336:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.36 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 190343 ; free virtual = 190349
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.44 sec.
Command       elaborate done; 32.38 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 46.54 seconds; current allocated memory: 446.136 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.233 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.568 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 446.999 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 447.244 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 447.407 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 447.554 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 447.748 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 447.933 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.143 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 448.212 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 448.344 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 448.488 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.686 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.007 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.452 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 449.628 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.789 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.960 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.165 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 450.328 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.583 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.652 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 450.747 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.945 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 451.149 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 451.645 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.152 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 452.588 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.096 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 453.208 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.329 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.689 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 454.234 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 454.346 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.431 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 454.746 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.292 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 455.419 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.504 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.547 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.631 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 455.720 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.850 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 455.905 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 456.044 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.175 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.360 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 456.490 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.663 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.796 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.031 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.193 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.378 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 457.510 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.746 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.810 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 457.910 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 458.075 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 458.338 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 458.705 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 459.215 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 459.567 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.73 sec.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 462.015 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 0.97 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 462.758 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 463.885 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 465.860 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 466.763 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.915 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 468.965 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 469.736 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 471.407 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 473.359 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 474.271 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 475.516 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 476.670 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 477.426 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 479.177 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 481.952 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 484.096 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 485.163 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 487.313 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 488.423 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 490.587 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 491.030 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.546 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 492.204 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 492.923 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 494.026 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 495.116 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 496.407 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 497.686 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 498.735 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 499.470 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 501.267 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.49 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 506.788 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.21 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.23 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.03 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.28 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 3.94 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.26 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=0
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:59 . Memory (MB): peak = 1340.848 ; gain = 911.035 ; free physical = 190234 ; free virtual = 190241
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 73.15 sec.
Command     csynth_design done; 105.55 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:39:37 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 5.5 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.27 sec.
Command           ap_source done; 0.27 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.19 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 6.68 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.69 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.34 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.23 sec.
INFO-FLOW: Done: GCC PP time: 6.8 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.83 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.09 sec.
Command         tidy_31 done; 3.03 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.05 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.36 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.31 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189908 ; free virtual = 189915
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189908 ; free virtual = 189915
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189901 ; free virtual = 189908
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:629) automatically.
Command           transform done; 0.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189899 ; free virtual = 189906
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:496) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:822) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:668) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:613) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:271) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:501) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:510) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:517) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:822) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:668) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:622) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:280) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:183) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:184) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:355) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:356) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:412) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:413) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:686) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:687) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:736) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:737) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:619) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:629) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.16 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.45 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189764 ; free virtual = 189771
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:586:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:584:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:581:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:577:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:576:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:586:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:584:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:581:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:577:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:576:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:555:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:553:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:550:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:546:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:545:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:555:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:553:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:550:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:546:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:545:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:850:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:848:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:845:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:844:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:824:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:819:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:818:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:793:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:791:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:788:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:787:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:611:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:644:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:243:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:240:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:239:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:238:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:269:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:267:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:301:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:818:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:611:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:670:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:644:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:686:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:686:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:267:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:327:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:301:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:486:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:519:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:631:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:309:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:332:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 189436 ; free virtual = 189442
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.59 sec.
Command       elaborate done; 32.48 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 44.54 seconds; current allocated memory: 446.165 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.262 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 446.581 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 447.029 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 447.274 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.437 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 447.568 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 447.762 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.937 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.137 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 448.242 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 448.337 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 448.481 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.678 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.000 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 449.445 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.650 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 449.811 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.982 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.188 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.351 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.606 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 450.690 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 450.822 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.984 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 451.187 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 451.652 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 452.174 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 452.594 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 453.102 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 453.246 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 453.367 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 453.682 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 454.228 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 454.355 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 454.440 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 454.755 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 455.302 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 455.413 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 455.498 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 455.557 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 455.641 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.714 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.844 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 455.915 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 456.054 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.185 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.370 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 456.484 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 456.657 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.805 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 457.041 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 457.187 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.372 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.504 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.740 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 457.804 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 457.904 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 458.069 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 458.332 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 458.699 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 459.209 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 459.561 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.46 sec.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 461.994 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 1.1 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 462.782 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 463.895 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 465.854 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 466.786 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 467.878 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 468.891 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 469.632 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 471.274 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 473.300 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 474.198 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 475.398 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 476.552 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 477.337 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 479.059 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 481.864 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 484.007 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 485.074 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 487.254 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 488.350 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 490.470 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 490.942 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 491.487 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 492.116 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 492.880 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 493.938 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 495.013 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 496.305 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 497.581 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 498.647 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 499.382 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 501.208 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.48 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.76 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 506.716 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.08 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.27 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 3.62 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:52 . Memory (MB): peak = 1340.848 ; gain = 911.035 ; free physical = 188832 ; free virtual = 188839
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 67.75 sec.
Command     csynth_design done; 100.25 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 13:52:53 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.87 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.57 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.11 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.88 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.25 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.26 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.06 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.04 sec.
Command         tidy_31 done; 3.17 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.93 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189156 ; free virtual = 189162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189156 ; free virtual = 189162
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189150 ; free virtual = 189157
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:626) automatically.
Command           transform done; 0.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189147 ; free virtual = 189154
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:493) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:819) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:665) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:271) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:498) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:507) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:819) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:665) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:619) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:280) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:183) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:184) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:355) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:356) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:409) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:410) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:683) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:684) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:733) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:734) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:626) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.05 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.36 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189123 ; free virtual = 189130
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:583:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:581:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:578:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:574:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:573:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:583:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:581:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:578:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:574:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:573:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:552:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:550:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:547:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:543:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:542:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:552:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:550:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:547:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:543:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:542:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:847:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:845:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:842:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:841:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:821:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:816:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:815:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:790:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:788:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:785:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:784:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:608:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:641:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:243:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:240:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:239:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:238:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:269:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:267:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:301:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:815:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:608:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:667:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:641:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:683:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:683:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:267:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:327:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:301:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:483:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:516:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:628:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:309:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:332:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 188852 ; free virtual = 188859
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.25 sec.
Command       elaborate done; 32.71 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 46.89 seconds; current allocated memory: 446.137 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.234 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 446.553 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.001 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 447.246 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 447.409 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 447.540 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.734 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.908 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.109 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 448.214 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 448.309 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 448.453 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 448.651 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 448.972 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.417 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 449.622 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.783 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 449.954 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.160 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.314 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.569 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 450.653 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.785 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.946 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 451.151 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 451.615 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.137 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 452.557 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.066 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 453.209 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.330 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.646 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 454.191 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 454.319 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.403 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.719 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 455.265 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 455.377 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.461 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 455.520 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.604 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.677 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.807 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.878 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 456.017 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.148 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.333 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 456.448 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.620 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 456.768 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.004 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.150 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.335 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.467 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.703 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 457.767 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.867 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 458.032 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 458.296 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.663 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 459.173 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 459.525 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.71 sec.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 461.958 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 462.746 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 463.859 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 465.819 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 466.750 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 467.842 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 468.855 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 469.596 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 471.238 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 473.265 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 474.163 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 475.345 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 476.463 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 477.248 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 478.970 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 481.775 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 483.889 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 484.985 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 487.149 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 488.245 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 490.410 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 490.852 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 491.369 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.997 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 492.761 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 493.878 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 494.940 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 496.215 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 497.463 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 498.528 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 499.263 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 501.089 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.48 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 506.581 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.3 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.23 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.28 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 4.08 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.17 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.27 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:59 . Memory (MB): peak = 1340.848 ; gain = 911.035 ; free physical = 188771 ; free virtual = 188777
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 72.88 sec.
Command     csynth_design done; 105.61 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:00:32 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.02 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.71 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.23 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.77 sec.
Command   ap_source done; error code: 1; 11.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:02:44 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.6 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.11 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.82 sec.
Command   ap_source done; error code: 1; 11.67 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:03:11 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 5.51 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.17 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.25 sec.
Command           ap_source done; 0.25 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.23 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 6.69 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.48 sec.
Command   ap_source done; error code: 1; 9.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:03:52 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.87 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.55 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.04 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.66 sec.
Command   ap_source done; error code: 1; 11.46 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:04:37 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.26 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.93 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.41 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.12 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.63 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:08:25 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.95 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.6 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.13 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.98 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:08:49 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 5.54 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.25 sec.
Command           ap_source done; 0.25 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.26 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 6.74 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.41 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.26 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.38 sec.
INFO-FLOW: Done: GCC PP time: 7.5 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.08 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.1 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.89 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.07 sec.
Command         tidy_31 done; 3.07 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.43 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.49 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189149 ; free virtual = 189155
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189149 ; free virtual = 189155
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.45 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189144 ; free virtual = 189150
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
Command           transform done; 0.56 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189141 ; free virtual = 189147
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.05 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.37 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189117 ; free virtual = 189124
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1215.816 ; gain = 786.004 ; free physical = 188845 ; free virtual = 188852
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.55 sec.
Command       elaborate done; 33.71 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 42.56 seconds; current allocated memory: 445.794 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 445.892 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.212 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 446.659 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 446.904 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.067 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.197 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.390 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.549 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.749 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 447.885 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 447.981 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.098 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.286 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 448.607 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.052 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 449.258 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 449.418 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.599 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 449.818 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 449.953 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.191 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.275 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.406 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 450.540 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.726 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 451.191 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 451.712 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 452.133 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 452.642 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 452.769 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 452.891 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.222 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.767 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 453.895 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 453.979 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 454.294 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 454.840 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 454.952 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 455.036 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.095 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.180 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.252 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.383 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.462 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.616 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 455.718 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.885 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 456.008 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.194 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.314 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.533 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 456.650 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.818 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 456.922 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.141 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.220 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.321 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 457.470 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.732 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.099 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 458.609 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 458.961 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.99 sec.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 461.409 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 0.94 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 462.249 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 463.346 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 465.306 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 466.201 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.330 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 468.342 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 469.068 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 470.675 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 472.635 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 473.563 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 474.799 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 475.846 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 476.558 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 478.172 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 480.924 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 483.091 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 484.171 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 486.351 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 487.372 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 489.537 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 490.022 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.510 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.138 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 491.896 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 492.921 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 493.910 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 495.019 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 496.101 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 497.028 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 497.762 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 499.598 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.77 sec.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 505.133 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.21 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.33 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.04 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.26 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 4.07 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:54 . Memory (MB): peak = 1343.816 ; gain = 914.004 ; free physical = 188764 ; free virtual = 188771
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 72.15 sec.
Command     csynth_design done; 105.88 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:13:08 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.7 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.4 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.88 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.97 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.67 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.26 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.09 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.18 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 2 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.18 sec.
Command         tidy_31 done; 3.3 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.99 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.43 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189143 ; free virtual = 189150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189143 ; free virtual = 189150
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.63 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189138 ; free virtual = 189145
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
Command           transform done; 0.56 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189135 ; free virtual = 189142
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.04 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189111 ; free virtual = 189118
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.816 ; gain = 786.004 ; free physical = 188839 ; free virtual = 188846
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.45 sec.
Command       elaborate done; 33.77 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 47.8 seconds; current allocated memory: 445.796 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 445.894 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 446.213 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 446.661 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 446.906 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.069 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.198 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.391 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 447.550 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 447.750 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 447.886 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 447.982 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.099 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 448.286 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 448.608 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.053 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 449.258 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 449.419 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.599 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.818 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 449.953 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.191 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 450.275 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.407 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.540 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.726 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 451.191 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 451.712 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 452.133 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 452.641 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 452.769 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 452.890 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 453.221 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 453.767 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 453.894 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 453.978 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.294 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 454.840 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.952 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.036 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.095 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.179 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.252 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.383 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.462 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.616 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 455.718 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.886 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 456.008 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.194 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.314 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.533 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.650 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.817 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.921 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.140 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.219 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 457.320 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.469 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.732 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 458.099 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 458.610 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 458.962 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.79 sec.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 461.411 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 1.41 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 462.251 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 463.348 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 465.308 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 466.203 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 467.331 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 468.344 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 469.070 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 470.677 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 472.637 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 473.564 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 474.801 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 475.847 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 476.559 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 478.174 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 480.926 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 483.092 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 484.173 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 486.353 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 487.374 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 489.538 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.024 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 490.511 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 491.140 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 491.898 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 492.923 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 493.912 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 495.021 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 496.104 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 497.030 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 497.764 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 499.600 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 505.135 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.56 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.27 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 3.95 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1343.816 ; gain = 914.004 ; free physical = 188759 ; free virtual = 188766
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 72.99 sec.
Command     csynth_design done; 106.78 sec.
Execute     cosim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.94 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.65 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.8 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.86 sec.
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'gmem_A' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_B' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_C' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 23.76 sec.
Command   ap_source done; error code: 1; 143.13 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.13 sec.
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:20:15 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.04 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.71 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.24 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.21 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.85 sec.
Command   ap_source done; error code: 1; 14.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:21:28 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 6.73 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.16 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.24 sec.
Command           ap_source done; 0.25 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.42 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 7.89 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 2.98 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.61 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.25 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.21 sec.
INFO-FLOW: Done: GCC PP time: 7.1 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.07 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.85 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.1 sec.
Command         tidy_31 done; 3.07 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.94 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189119 ; free virtual = 189126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189119 ; free virtual = 189126
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.39 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189115 ; free virtual = 189122
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
Command           transform done; 0.54 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189112 ; free virtual = 189119
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.03 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.32 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189088 ; free virtual = 189095
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 188817 ; free virtual = 188823
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.3 sec.
Command       elaborate done; 32.7 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 45.56 seconds; current allocated memory: 445.912 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 446.010 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.346 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 446.777 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 447.054 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.217 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 447.347 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.541 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.716 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.916 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 448.021 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 448.116 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.250 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.437 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 448.775 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.219 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 449.395 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 449.556 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 449.737 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 449.956 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.092 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.329 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 450.398 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.530 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.694 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.880 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 451.405 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 451.912 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 452.348 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.856 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 452.984 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.105 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 453.422 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 453.967 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 454.095 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.180 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 454.496 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.042 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 455.155 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.239 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.299 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.382 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.456 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.586 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 455.651 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.804 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.937 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.105 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 456.213 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.398 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.519 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.738 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 456.856 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.023 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 457.144 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.362 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.427 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.527 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 457.693 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.955 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.323 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 458.833 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 459.186 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.85 sec.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 461.651 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 0.97 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 462.477 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 463.559 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 465.565 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 466.448 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 467.606 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 468.606 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 469.318 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 470.925 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 472.901 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 473.874 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 475.112 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 476.130 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 476.814 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 478.414 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 481.182 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 483.335 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 484.462 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 486.658 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 487.710 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.43 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 489.891 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.348 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 490.836 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 491.496 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 492.255 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 493.251 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 494.301 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 495.426 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 496.510 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 497.423 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 498.159 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 499.996 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.53 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 505.515 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.32 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.51 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.25 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.26 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 4.06 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:59 . Memory (MB): peak = 1340.848 ; gain = 911.035 ; free physical = 188736 ; free virtual = 188743
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 74.37 sec.
Command     csynth_design done; 107.08 sec.
Execute     cosim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.47 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.66 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.95 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.38 sec.
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'gmem_A' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_B' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_C' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 22.84 sec.
Command   ap_source done; error code: 1; 141.53 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.13 sec.
INFO-FLOW: Workspace /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1 opened at Sun Mar 22 14:26:15 PDT 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Command         ap_part_info done; 7.43 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.23 sec.
Command           ap_source done; 0.24 sec.
Execute           ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.15 sec.
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 8.7 sec.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       is_xip /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.12 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.56 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling src/kernel_xilinx.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         is_encrypted src/kernel_xilinx.cpp 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel_xilinx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel_xilinx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp
Command         clang done; 2.62 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp"  -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.26 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 -directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.diag.yml /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel_xilinx.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/tidy-3.1.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.87 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.out.log 2> /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel_xilinx.pp.0.cpp.err.log 
Command           ap_eval done; 1.12 sec.
Command         tidy_31 done; 3.11 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.91 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc" 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/tools/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel_xilinx.g.bc -hls-opt -except-internalize kernel0 -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.42 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186742 ; free virtual = 193136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186742 ; free virtual = 193136
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/tools/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.0.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186738 ; free virtual = 193133
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
Command           transform done; 0.63 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186735 ; free virtual = 193130
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.g.1.bc to /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
Command           transform done; 3.52 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186713 ; free virtual = 193108
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.2.bc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
Command           transform done; 4.93 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1303.125 ; gain = 779.035 ; free physical = 186446 ; free virtual = 192841
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 12.53 sec.
Command       elaborate done; 34.25 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute         ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
Execute         get_model_list kernel0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel0 
Execute         preproc_iomode -model C_drain_IO_L3_out 
Execute         preproc_iomode -model C_drain_IO_L2_out 
Execute         preproc_iomode -model C_drain_IO_L2_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out 
Execute         preproc_iomode -model C_drain_IO_L1_out_he.1 
Execute         preproc_iomode -model C_drain_IO_L1_out145 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.2 
Execute         preproc_iomode -model C_drain_IO_L1_out_he 
Execute         preproc_iomode -model C_drain_IO_L1_out_in.1 
Execute         preproc_iomode -model C_drain_IO_L1_out_in 
Execute         preproc_iomode -model PE_B_dummy 
Execute         preproc_iomode -model PE_A_dummy 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model PE_B_dummy143 
Execute         preproc_iomode -model PE142 
Execute         preproc_iomode -model PE_A_dummy141 
Execute         preproc_iomode -model PE140 
Execute         preproc_iomode -model PE139 
Execute         preproc_iomode -model B_IO_L2_in_tail 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra 
Execute         preproc_iomode -model B_IO_L2_in 
Execute         preproc_iomode -model B_IO_L2_in_intra_tra 
Execute         preproc_iomode -model B_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model B_IO_L3_in 
Execute         preproc_iomode -model A_IO_L2_in_tail 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra 
Execute         preproc_iomode -model A_IO_L2_in 
Execute         preproc_iomode -model A_IO_L2_in_intra_tra 
Execute         preproc_iomode -model A_IO_L2_in_inter_tra.1 
Execute         preproc_iomode -model A_IO_L3_in 
Execute         preproc_iomode -model kernel0.entry6 
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Configuring Module : kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         apply_spec_resource_limit kernel0.entry6 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit A_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         apply_spec_resource_limit A_IO_L2_in_tail 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra.1 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_intra_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         apply_spec_resource_limit B_IO_L2_in_inter_tra 
INFO-FLOW: Configuring Module : B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         apply_spec_resource_limit B_IO_L2_in_tail 
INFO-FLOW: Configuring Module : PE139 ...
Execute         set_default_model PE139 
Execute         apply_spec_resource_limit PE139 
INFO-FLOW: Configuring Module : PE140 ...
Execute         set_default_model PE140 
Execute         apply_spec_resource_limit PE140 
INFO-FLOW: Configuring Module : PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         apply_spec_resource_limit PE_A_dummy141 
INFO-FLOW: Configuring Module : PE142 ...
Execute         set_default_model PE142 
Execute         apply_spec_resource_limit PE142 
INFO-FLOW: Configuring Module : PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         apply_spec_resource_limit PE_B_dummy143 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         apply_spec_resource_limit PE_A_dummy 
INFO-FLOW: Configuring Module : PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         apply_spec_resource_limit PE_B_dummy 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_in.2 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         apply_spec_resource_limit C_drain_IO_L1_out145 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         apply_spec_resource_limit C_drain_IO_L1_out_he.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         apply_spec_resource_limit C_drain_IO_L2_out_he 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : kernel0 ...
Execute         set_default_model kernel0 
Execute         apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Preprocessing Module: kernel0.entry6 ...
Execute         set_default_model kernel0.entry6 
Execute         cdfg_preprocess -model kernel0.entry6 
Execute         rtl_gen_preprocess kernel0.entry6 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute         set_default_model A_IO_L3_in 
Execute         cdfg_preprocess -model A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra.1 ...
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_tra ...
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute         set_default_model A_IO_L2_in 
Execute         cdfg_preprocess -model A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_tra ...
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_tail ...
Execute         set_default_model A_IO_L2_in_tail 
Execute         cdfg_preprocess -model A_IO_L2_in_tail 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute         set_default_model B_IO_L3_in 
Execute         cdfg_preprocess -model B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra.1 ...
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_tra ...
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute         set_default_model B_IO_L2_in 
Execute         cdfg_preprocess -model B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_tra ...
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         cdfg_preprocess -model B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_tail ...
Execute         set_default_model B_IO_L2_in_tail 
Execute         cdfg_preprocess -model B_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
INFO-FLOW: Preprocessing Module: PE139 ...
Execute         set_default_model PE139 
Execute         cdfg_preprocess -model PE139 
Execute         rtl_gen_preprocess PE139 
INFO-FLOW: Preprocessing Module: PE140 ...
Execute         set_default_model PE140 
Execute         cdfg_preprocess -model PE140 
Execute         rtl_gen_preprocess PE140 
INFO-FLOW: Preprocessing Module: PE_A_dummy141 ...
Execute         set_default_model PE_A_dummy141 
Execute         cdfg_preprocess -model PE_A_dummy141 
Execute         rtl_gen_preprocess PE_A_dummy141 
INFO-FLOW: Preprocessing Module: PE142 ...
Execute         set_default_model PE142 
Execute         cdfg_preprocess -model PE142 
Execute         rtl_gen_preprocess PE142 
INFO-FLOW: Preprocessing Module: PE_B_dummy143 ...
Execute         set_default_model PE_B_dummy143 
Execute         cdfg_preprocess -model PE_B_dummy143 
Execute         rtl_gen_preprocess PE_B_dummy143 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_A_dummy ...
Execute         set_default_model PE_A_dummy 
Execute         cdfg_preprocess -model PE_A_dummy 
Execute         rtl_gen_preprocess PE_A_dummy 
INFO-FLOW: Preprocessing Module: PE_B_dummy ...
Execute         set_default_model PE_B_dummy 
Execute         cdfg_preprocess -model PE_B_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in ...
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.1 ...
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he ...
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_in.2 ...
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out145 ...
Execute         set_default_model C_drain_IO_L1_out145 
Execute         cdfg_preprocess -model C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_he.1 ...
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         cdfg_preprocess -model C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute         set_default_model C_drain_IO_L1_out 
Execute         cdfg_preprocess -model C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_he ...
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         cdfg_preprocess -model C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute         set_default_model C_drain_IO_L2_out 
Execute         cdfg_preprocess -model C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute         set_default_model C_drain_IO_L3_out 
Execute         cdfg_preprocess -model C_drain_IO_L3_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute         set_default_model kernel0 
Execute         cdfg_preprocess -model kernel0 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0.entry6 
Execute         schedule -model kernel0.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 45.79 seconds; current allocated memory: 445.921 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.entry6.
Execute         set_default_model kernel0.entry6 
Execute         bind -model kernel0.entry6 
BIND OPTION: model=kernel0.entry6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 446.056 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in 
Execute         schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 446.355 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute         set_default_model A_IO_L3_in 
Execute         bind -model A_IO_L3_in 
BIND OPTION: model=A_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 446.787 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         schedule -model A_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 447.048 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.1.
Execute         set_default_model A_IO_L2_in_inter_tra.1 
Execute         bind -model A_IO_L2_in_inter_tra.1 
BIND OPTION: model=A_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 447.211 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         schedule -model A_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 447.356 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_tra.
Execute         set_default_model A_IO_L2_in_intra_tra 
Execute         bind -model A_IO_L2_in_intra_tra 
BIND OPTION: model=A_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 447.550 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in 
Execute         schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 447.724 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute         set_default_model A_IO_L2_in 
Execute         bind -model A_IO_L2_in 
BIND OPTION: model=A_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.924 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         schedule -model A_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 448.030 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_tra.
Execute         set_default_model A_IO_L2_in_inter_tra 
Execute         bind -model A_IO_L2_in_inter_tra 
BIND OPTION: model=A_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 448.125 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_tail 
Execute         schedule -model A_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.259 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_tail.
Execute         set_default_model A_IO_L2_in_tail 
Execute         bind -model A_IO_L2_in_tail 
BIND OPTION: model=A_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 448.445 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in 
Execute         schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 448.783 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute         set_default_model B_IO_L3_in 
Execute         bind -model B_IO_L3_in 
BIND OPTION: model=B_IO_L3_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.228 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         schedule -model B_IO_L2_in_inter_tra.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.389 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.1.
Execute         set_default_model B_IO_L2_in_inter_tra.1 
Execute         bind -model B_IO_L2_in_inter_tra.1 
BIND OPTION: model=B_IO_L2_in_inter_tra.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 449.550 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         schedule -model B_IO_L2_in_intra_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 449.731 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_tra.
Execute         set_default_model B_IO_L2_in_intra_tra 
Execute         bind -model B_IO_L2_in_intra_tra 
BIND OPTION: model=B_IO_L2_in_intra_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 449.950 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in 
Execute         schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 450.086 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute         set_default_model B_IO_L2_in 
Execute         bind -model B_IO_L2_in 
BIND OPTION: model=B_IO_L2_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.323 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         schedule -model B_IO_L2_in_inter_tra 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 450.407 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_tra.
Execute         set_default_model B_IO_L2_in_inter_tra 
Execute         bind -model B_IO_L2_in_inter_tra 
BIND OPTION: model=B_IO_L2_in_inter_tra
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 450.540 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_tra.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_tail 
Execute         schedule -model B_IO_L2_in_tail 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.703 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_tail.
Execute         set_default_model B_IO_L2_in_tail 
Execute         bind -model B_IO_L2_in_tail 
BIND OPTION: model=B_IO_L2_in_tail
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.889 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_tail.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE139 
Execute         schedule -model PE139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 451.399 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.sched.adb -f 
INFO-FLOW: Finish scheduling PE139.
Execute         set_default_model PE139 
Execute         bind -model PE139 
BIND OPTION: model=PE139
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 451.905 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.bind.adb -f 
INFO-FLOW: Finish binding PE139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE140 
Execute         schedule -model PE140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 452.342 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.sched.adb -f 
INFO-FLOW: Finish scheduling PE140.
Execute         set_default_model PE140 
Execute         bind -model PE140 
BIND OPTION: model=PE140
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.850 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.bind.adb -f 
INFO-FLOW: Finish binding PE140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy141 
Execute         schedule -model PE_A_dummy141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 452.978 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy141.
Execute         set_default_model PE_A_dummy141 
Execute         bind -model PE_A_dummy141 
BIND OPTION: model=PE_A_dummy141
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 453.099 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE142 
Execute         schedule -model PE142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 453.415 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.sched.adb -f 
INFO-FLOW: Finish scheduling PE142.
Execute         set_default_model PE142 
Execute         bind -model PE142 
BIND OPTION: model=PE142
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 453.960 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.bind.adb -f 
INFO-FLOW: Finish binding PE142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy143 
Execute         schedule -model PE_B_dummy143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 454.088 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy143.
Execute         set_default_model PE_B_dummy143 
Execute         bind -model PE_B_dummy143 
BIND OPTION: model=PE_B_dummy143
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 454.173 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 454.488 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
BIND OPTION: model=PE
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 455.034 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_A_dummy 
Execute         schedule -model PE_A_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 455.162 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_A_dummy.
Execute         set_default_model PE_A_dummy 
Execute         bind -model PE_A_dummy 
BIND OPTION: model=PE_A_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.247 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_A_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_B_dummy 
Execute         schedule -model PE_B_dummy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 455.307 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.sched.adb -f 
INFO-FLOW: Finish scheduling PE_B_dummy.
Execute         set_default_model PE_B_dummy 
Execute         bind -model PE_B_dummy 
BIND OPTION: model=PE_B_dummy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.390 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.bind.adb -f 
INFO-FLOW: Finish binding PE_B_dummy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         schedule -model C_drain_IO_L1_out_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.464 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.
Execute         set_default_model C_drain_IO_L1_out_in 
Execute         bind -model C_drain_IO_L1_out_in 
BIND OPTION: model=C_drain_IO_L1_out_in
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.594 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         schedule -model C_drain_IO_L1_out_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 455.674 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.1.
Execute         set_default_model C_drain_IO_L1_out_in.1 
Execute         bind -model C_drain_IO_L1_out_in.1 
BIND OPTION: model=C_drain_IO_L1_out_in.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.827 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         schedule -model C_drain_IO_L1_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.930 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.
Execute         set_default_model C_drain_IO_L1_out_he 
Execute         bind -model C_drain_IO_L1_out_he 
BIND OPTION: model=C_drain_IO_L1_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.098 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         schedule -model C_drain_IO_L1_out_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 456.221 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_in.2.
Execute         set_default_model C_drain_IO_L1_out_in.2 
Execute         bind -model C_drain_IO_L1_out_in.2 
BIND OPTION: model=C_drain_IO_L1_out_in.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.407 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out145 
Execute         schedule -model C_drain_IO_L1_out145 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 456.527 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out145.
Execute         set_default_model C_drain_IO_L1_out145 
Execute         bind -model C_drain_IO_L1_out145 
BIND OPTION: model=C_drain_IO_L1_out145
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.746 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out145.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         schedule -model C_drain_IO_L1_out_he.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 456.863 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_he.1.
Execute         set_default_model C_drain_IO_L1_out_he.1 
Execute         bind -model C_drain_IO_L1_out_he.1 
BIND OPTION: model=C_drain_IO_L1_out_he.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.031 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_he.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L1_out 
Execute         schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.151 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute         set_default_model C_drain_IO_L1_out 
Execute         bind -model C_drain_IO_L1_out 
BIND OPTION: model=C_drain_IO_L1_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 457.370 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         schedule -model C_drain_IO_L2_out_he 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 457.434 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_he.
Execute         set_default_model C_drain_IO_L2_out_he 
Execute         bind -model C_drain_IO_L2_out_he 
BIND OPTION: model=C_drain_IO_L2_out_he
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.535 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.bind.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_he.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L2_out 
Execute         schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.700 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute         set_default_model C_drain_IO_L2_out 
Execute         bind -model C_drain_IO_L2_out 
BIND OPTION: model=C_drain_IO_L2_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.999 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_drain_IO_L3_out 
Execute         schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 458.315 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute         set_default_model C_drain_IO_L3_out 
Execute         bind -model C_drain_IO_L3_out 
BIND OPTION: model=C_drain_IO_L3_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 458.825 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0 
Execute         schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 459.178 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute         set_default_model kernel0 
Execute         bind -model kernel0 
BIND OPTION: model=kernel0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.87 sec.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 461.643 MB.
Execute         syn_report -verbosereport -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute         get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0.entry6 
Execute         rtl_gen_preprocess A_IO_L3_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess A_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess A_IO_L2_in 
Execute         rtl_gen_preprocess A_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess A_IO_L2_in_tail 
Execute         rtl_gen_preprocess B_IO_L3_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra.1 
Execute         rtl_gen_preprocess B_IO_L2_in_intra_tra 
Execute         rtl_gen_preprocess B_IO_L2_in 
Execute         rtl_gen_preprocess B_IO_L2_in_inter_tra 
Execute         rtl_gen_preprocess B_IO_L2_in_tail 
Execute         rtl_gen_preprocess PE139 
Execute         rtl_gen_preprocess PE140 
Execute         rtl_gen_preprocess PE_A_dummy141 
Execute         rtl_gen_preprocess PE142 
Execute         rtl_gen_preprocess PE_B_dummy143 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE_A_dummy 
Execute         rtl_gen_preprocess PE_B_dummy 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_in.2 
Execute         rtl_gen_preprocess C_drain_IO_L1_out145 
Execute         rtl_gen_preprocess C_drain_IO_L1_out_he.1 
Execute         rtl_gen_preprocess C_drain_IO_L1_out 
Execute         rtl_gen_preprocess C_drain_IO_L2_out_he 
Execute         rtl_gen_preprocess C_drain_IO_L2_out 
Execute         rtl_gen_preprocess C_drain_IO_L3_out 
Execute         rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0.entry6 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 462.469 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0.entry6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0_entry6 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0_entry6 
Execute         gen_rtl kernel0.entry6 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0_entry6 
Execute         syn_report -csynth -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_entry6_csynth.xml 
Execute         syn_report -verbosereport -model kernel0.entry6 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.verbose.rpt 
Execute         db_write -model kernel0.entry6 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.adb 
Execute         gen_tb_info kernel0.entry6 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 463.567 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L3_in 
Execute         gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L3_in 
Execute         syn_report -csynth -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model A_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info A_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 465.558 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra_1 
Execute         gen_rtl A_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 466.424 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_intra_tra 
Execute         gen_rtl A_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model A_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info A_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.583 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in 
Execute         gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in 
Execute         syn_report -csynth -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model A_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info A_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 468.583 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_inter_tra 
Execute         gen_rtl A_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model A_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info A_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 469.295 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/A_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/A_IO_L2_in_tail 
Execute         gen_rtl A_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/A_IO_L2_in_tail 
Execute         syn_report -csynth -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/A_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model A_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model A_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info A_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 470.918 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L3_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L3_in 
Execute         gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L3_in 
Execute         syn_report -csynth -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L3_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model B_IO_L3_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info B_IO_L3_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 472.909 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra_1 
Execute         gen_rtl B_IO_L2_in_inter_tra.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra_1 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_1_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_intra_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 473.883 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_intra_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_intra_tra 
Execute         gen_rtl B_IO_L2_in_intra_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_intra_tra 
Execute         syn_report -csynth -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_intra_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_intra_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model B_IO_L2_in_intra_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info B_IO_L2_in_intra_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 475.105 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in 
Execute         gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in 
Execute         syn_report -csynth -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info B_IO_L2_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_inter_tra -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 476.122 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_inter_tra -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_inter_tra 
Execute         gen_rtl B_IO_L2_in_inter_tra -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_inter_tra 
Execute         syn_report -csynth -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_inter_tra_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_inter_tra -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.verbose.rpt 
Execute         db_write -model B_IO_L2_in_inter_tra -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info B_IO_L2_in_inter_tra -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_tail -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 476.807 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/B_IO_L2_in_tail -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/B_IO_L2_in_tail 
Execute         gen_rtl B_IO_L2_in_tail -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/B_IO_L2_in_tail 
Execute         syn_report -csynth -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.rpt 
Execute         syn_report -rtlxml -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/B_IO_L2_in_tail_csynth.xml 
Execute         syn_report -verbosereport -model B_IO_L2_in_tail -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model B_IO_L2_in_tail -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info B_IO_L2_in_tail -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE139 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 478.422 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE139 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE139 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE139 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE139 
Execute         gen_rtl PE139 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE139 
Execute         syn_report -csynth -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE139_csynth.xml 
Execute         syn_report -verbosereport -model PE139 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE139 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info PE139 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE140 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 481.191 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE140 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE140 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE140 
Execute         gen_rtl PE140 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE140 
Execute         syn_report -csynth -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE140_csynth.xml 
Execute         syn_report -verbosereport -model PE140 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model PE140 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE140 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy141 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 483.327 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy141 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy141 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy141 
Execute         gen_rtl PE_A_dummy141 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy141 
Execute         syn_report -csynth -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy141_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy141 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.verbose.rpt 
Execute         db_write -model PE_A_dummy141 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.adb 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info PE_A_dummy141 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE142 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 484.454 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE142 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE142 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE142 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE142 
Execute         gen_rtl PE142 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE142 
Execute         syn_report -csynth -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE142_csynth.xml 
Execute         syn_report -verbosereport -model PE142 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model PE142 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.adb 
Command         db_write done; 0.43 sec.
Execute         gen_tb_info PE142 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy143 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 486.666 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy143 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy143 
Execute         gen_rtl PE_B_dummy143 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy143 
Execute         syn_report -csynth -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy143_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy143 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.verbose.rpt 
Execute         db_write -model PE_B_dummy143 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info PE_B_dummy143 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 487.718 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE 
Execute         syn_report -csynth -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_csynth.xml 
Execute         syn_report -verbosereport -model PE -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model PE -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info PE -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_A_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 489.884 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_A_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_A_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_A_dummy 
Execute         gen_rtl PE_A_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_A_dummy 
Execute         syn_report -csynth -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_A_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_A_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.verbose.rpt 
Execute         db_write -model PE_A_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info PE_A_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_B_dummy -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 490.341 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_B_dummy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/PE_B_dummy -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/PE_B_dummy 
Execute         gen_rtl PE_B_dummy -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/PE_B_dummy 
Execute         syn_report -csynth -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.rpt 
Execute         syn_report -rtlxml -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/PE_B_dummy_csynth.xml 
Execute         syn_report -verbosereport -model PE_B_dummy -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.verbose.rpt 
Execute         db_write -model PE_B_dummy -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info PE_B_dummy -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 490.830 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in 
Execute         gen_rtl C_drain_IO_L1_out_in -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 491.489 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_1 
Execute         gen_rtl C_drain_IO_L1_out_in.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 492.248 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he 
Execute         gen_rtl C_drain_IO_L1_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_in.2 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 493.244 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_in_2 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_in_2 
Execute         gen_rtl C_drain_IO_L1_out_in.2 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_in_2 
Execute         syn_report -csynth -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_in_2_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_in.2 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_in.2 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out_in.2 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out145 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 494.294 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out145 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out145 
Execute         gen_rtl C_drain_IO_L1_out145 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out145 
Execute         syn_report -csynth -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out145_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out145 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model C_drain_IO_L1_out145 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L1_out145 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out_he.1 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 495.419 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out_he_1 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out_he_1 
Execute         gen_rtl C_drain_IO_L1_out_he.1 -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out_he_1 
Execute         syn_report -csynth -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_he_1_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out_he.1 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out_he.1 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info C_drain_IO_L1_out_he.1 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L1_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 496.487 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L1_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L1_out 
Execute         gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L1_out 
Execute         syn_report -csynth -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L1_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute         db_write -model C_drain_IO_L1_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L1_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out_he -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 497.416 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out_he -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out_he 
Execute         gen_rtl C_drain_IO_L2_out_he -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out_he 
Execute         syn_report -csynth -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_he_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out_he -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.verbose.rpt 
Execute         db_write -model C_drain_IO_L2_out_he -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info C_drain_IO_L2_out_he -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L2_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 498.152 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L2_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L2_out 
Execute         gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L2_out 
Execute         syn_report -csynth -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         syn_report -rtlxml -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L2_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model C_drain_IO_L2_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info C_drain_IO_L2_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_drain_IO_L3_out -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 499.973 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/C_drain_IO_L3_out -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/C_drain_IO_L3_out 
Execute         gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/C_drain_IO_L3_out 
Execute         syn_report -csynth -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         syn_report -verbosereport -model C_drain_IO_L3_out -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model C_drain_IO_L3_out -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Command         db_write done; 0.49 sec.
Execute         gen_tb_info C_drain_IO_L3_out -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0 -vendor xilinx -mg_file /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy143_U0' to 'start_for_PE_B_duzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out145_U0' to 'start_for_C_drainAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy_U0' to 'start_for_PE_A_duBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_B_dummy_U0' to 'start_for_PE_B_duCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_U0' to 'start_for_C_drainDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_he_U0' to 'start_for_C_drainEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L2_out_U0' to 'start_for_C_drainFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
Command         create_rtl_model done; 0.9 sec.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 505.509 MB.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/systemc/kernel0 -synmodules kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0 
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/vhdl/kernel0 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/verilog/kernel0 
Execute         syn_report -csynth -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         syn_report -rtlxml -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/syn/report/kernel0_csynth.xml 
Execute         syn_report -verbosereport -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Command         syn_report done; 1.33 sec.
Execute         db_write -model kernel0 -f -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.adb 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info kernel0 -p /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0 
Execute         export_constraint_db -f -tool general -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         syn_report -designview -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.design.xml 
Command         syn_report done; 1.29 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel0 -o /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel0 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: kernel0.entry6 A_IO_L3_in A_IO_L2_in_inter_tra.1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra.1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in.1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in.2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he.1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: Handling components in module [kernel0_entry6] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_local_bkb.
INFO-FLOW: Append model A_IO_L2_in_local_bkb
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component A_IO_L2_in_tail_ldEe.
INFO-FLOW: Append model A_IO_L2_in_tail_ldEe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_local_fYi.
INFO-FLOW: Append model B_IO_L2_in_local_fYi
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_tra] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_tail] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO-FLOW: Found component B_IO_L2_in_tail_lhbi.
INFO-FLOW: Append model B_IO_L2_in_tail_lhbi
INFO-FLOW: Handling components in module [PE139] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO-FLOW: Found component PE139_local_C.
INFO-FLOW: Append model PE139_local_C
INFO-FLOW: Handling components in module [PE140] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy141] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
INFO-FLOW: Handling components in module [PE142] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy143] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [PE_A_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [PE_B_dummy] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outjbC.
INFO-FLOW: Append model C_drain_IO_L1_outjbC
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_in_2] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out145] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outlbW.
INFO-FLOW: Append model C_drain_IO_L1_outlbW
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_he_1] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outncg.
INFO-FLOW: Append model C_drain_IO_L1_outncg
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Found component C_drain_IO_L1_outpcA.
INFO-FLOW: Append model C_drain_IO_L1_outpcA
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_he] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0] ... 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w128_d1_A.
INFO-FLOW: Append model fifo_w128_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component fifo_w64_d1_A.
INFO-FLOW: Append model fifo_w64_d1_A
INFO-FLOW: Found component start_for_C_drainrcU.
INFO-FLOW: Append model start_for_C_drainrcU
INFO-FLOW: Found component start_for_A_IO_L2sc4.
INFO-FLOW: Append model start_for_A_IO_L2sc4
INFO-FLOW: Found component start_for_A_IO_L2tde.
INFO-FLOW: Append model start_for_A_IO_L2tde
INFO-FLOW: Found component start_for_PE139_U0.
INFO-FLOW: Append model start_for_PE139_U0
INFO-FLOW: Found component start_for_PE142_U0.
INFO-FLOW: Append model start_for_PE142_U0
INFO-FLOW: Found component start_for_B_IO_L2udo.
INFO-FLOW: Append model start_for_B_IO_L2udo
INFO-FLOW: Found component start_for_B_IO_L2vdy.
INFO-FLOW: Append model start_for_B_IO_L2vdy
INFO-FLOW: Found component start_for_PE140_U0.
INFO-FLOW: Append model start_for_PE140_U0
INFO-FLOW: Found component start_for_C_drainwdI.
INFO-FLOW: Append model start_for_C_drainwdI
INFO-FLOW: Found component start_for_PE_A_duxdS.
INFO-FLOW: Append model start_for_PE_A_duxdS
INFO-FLOW: Found component start_for_PE_U0.
INFO-FLOW: Append model start_for_PE_U0
INFO-FLOW: Found component start_for_C_drainyd2.
INFO-FLOW: Append model start_for_C_drainyd2
INFO-FLOW: Found component start_for_PE_B_duzec.
INFO-FLOW: Append model start_for_PE_B_duzec
INFO-FLOW: Found component start_for_C_drainAem.
INFO-FLOW: Append model start_for_C_drainAem
INFO-FLOW: Found component start_for_PE_A_duBew.
INFO-FLOW: Append model start_for_PE_A_duBew
INFO-FLOW: Found component start_for_PE_B_duCeG.
INFO-FLOW: Append model start_for_PE_B_duCeG
INFO-FLOW: Found component start_for_C_drainDeQ.
INFO-FLOW: Append model start_for_C_drainDeQ
INFO-FLOW: Found component start_for_C_drainEe0.
INFO-FLOW: Append model start_for_C_drainEe0
INFO-FLOW: Found component start_for_C_drainFfa.
INFO-FLOW: Append model start_for_C_drainFfa
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Append model kernel0_entry6
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra_1
INFO-FLOW: Append model A_IO_L2_in_intra_tra
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_tra
INFO-FLOW: Append model A_IO_L2_in_tail
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra_1
INFO-FLOW: Append model B_IO_L2_in_intra_tra
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_tra
INFO-FLOW: Append model B_IO_L2_in_tail
INFO-FLOW: Append model PE139
INFO-FLOW: Append model PE140
INFO-FLOW: Append model PE_A_dummy141
INFO-FLOW: Append model PE142
INFO-FLOW: Append model PE_B_dummy143
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_A_dummy
INFO-FLOW: Append model PE_B_dummy
INFO-FLOW: Append model C_drain_IO_L1_out_in
INFO-FLOW: Append model C_drain_IO_L1_out_in_1
INFO-FLOW: Append model C_drain_IO_L1_out_he
INFO-FLOW: Append model C_drain_IO_L1_out_in_2
INFO-FLOW: Append model C_drain_IO_L1_out145
INFO-FLOW: Append model C_drain_IO_L1_out_he_1
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L2_out_he
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: A_IO_L2_in_local_bkb A_IO_L2_in_tail_ldEe B_IO_L2_in_local_fYi B_IO_L2_in_tail_lhbi PE139_local_C C_drain_IO_L1_outjbC C_drain_IO_L1_outlbW C_drain_IO_L1_outncg C_drain_IO_L1_outpcA fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d9_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w128_d1_A fifo_w128_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w32_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A fifo_w64_d1_A start_for_C_drainrcU start_for_A_IO_L2sc4 start_for_A_IO_L2tde start_for_PE139_U0 start_for_PE142_U0 start_for_B_IO_L2udo start_for_B_IO_L2vdy start_for_PE140_U0 start_for_C_drainwdI start_for_PE_A_duxdS start_for_PE_U0 start_for_C_drainyd2 start_for_PE_B_duzec start_for_C_drainAem start_for_PE_A_duBew start_for_PE_B_duCeG start_for_C_drainDeQ start_for_C_drainEe0 start_for_C_drainFfa kernel0_control_s_axi kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_entry6 A_IO_L3_in A_IO_L2_in_inter_tra_1 A_IO_L2_in_intra_tra A_IO_L2_in A_IO_L2_in_inter_tra A_IO_L2_in_tail B_IO_L3_in B_IO_L2_in_inter_tra_1 B_IO_L2_in_intra_tra B_IO_L2_in B_IO_L2_in_inter_tra B_IO_L2_in_tail PE139 PE140 PE_A_dummy141 PE142 PE_B_dummy143 PE PE_A_dummy PE_B_dummy C_drain_IO_L1_out_in C_drain_IO_L1_out_in_1 C_drain_IO_L1_out_he C_drain_IO_L1_out_in_2 C_drain_IO_L1_out145 C_drain_IO_L1_out_he_1 C_drain_IO_L1_out C_drain_IO_L2_out_he C_drain_IO_L2_out C_drain_IO_L3_out kernel0
INFO-FLOW: To file: write model A_IO_L2_in_local_bkb
INFO-FLOW: To file: write model A_IO_L2_in_tail_ldEe
INFO-FLOW: To file: write model B_IO_L2_in_local_fYi
INFO-FLOW: To file: write model B_IO_L2_in_tail_lhbi
INFO-FLOW: To file: write model PE139_local_C
INFO-FLOW: To file: write model C_drain_IO_L1_outjbC
INFO-FLOW: To file: write model C_drain_IO_L1_outlbW
INFO-FLOW: To file: write model C_drain_IO_L1_outncg
INFO-FLOW: To file: write model C_drain_IO_L1_outpcA
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w128_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model fifo_w64_d1_A
INFO-FLOW: To file: write model start_for_C_drainrcU
INFO-FLOW: To file: write model start_for_A_IO_L2sc4
INFO-FLOW: To file: write model start_for_A_IO_L2tde
INFO-FLOW: To file: write model start_for_PE139_U0
INFO-FLOW: To file: write model start_for_PE142_U0
INFO-FLOW: To file: write model start_for_B_IO_L2udo
INFO-FLOW: To file: write model start_for_B_IO_L2vdy
INFO-FLOW: To file: write model start_for_PE140_U0
INFO-FLOW: To file: write model start_for_C_drainwdI
INFO-FLOW: To file: write model start_for_PE_A_duxdS
INFO-FLOW: To file: write model start_for_PE_U0
INFO-FLOW: To file: write model start_for_C_drainyd2
INFO-FLOW: To file: write model start_for_PE_B_duzec
INFO-FLOW: To file: write model start_for_C_drainAem
INFO-FLOW: To file: write model start_for_PE_A_duBew
INFO-FLOW: To file: write model start_for_PE_B_duCeG
INFO-FLOW: To file: write model start_for_C_drainDeQ
INFO-FLOW: To file: write model start_for_C_drainEe0
INFO-FLOW: To file: write model start_for_C_drainFfa
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_entry6
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model A_IO_L2_in_intra_tra
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_tra
INFO-FLOW: To file: write model A_IO_L2_in_tail
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra_1
INFO-FLOW: To file: write model B_IO_L2_in_intra_tra
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_tra
INFO-FLOW: To file: write model B_IO_L2_in_tail
INFO-FLOW: To file: write model PE139
INFO-FLOW: To file: write model PE140
INFO-FLOW: To file: write model PE_A_dummy141
INFO-FLOW: To file: write model PE142
INFO-FLOW: To file: write model PE_B_dummy143
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_A_dummy
INFO-FLOW: To file: write model PE_B_dummy
INFO-FLOW: To file: write model C_drain_IO_L1_out_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_he
INFO-FLOW: To file: write model C_drain_IO_L1_out_in_2
INFO-FLOW: To file: write model C_drain_IO_L1_out145
INFO-FLOW: To file: write model C_drain_IO_L1_out_he_1
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L2_out_he
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.27 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_local_bkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'A_IO_L2_in_tail_ldEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_local_fYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'B_IO_L2_in_tail_lhbi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PE139_local_C_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outjbC_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'C_drain_IO_L1_outpcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_V_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_V_c_U(fifo_w32_d9_A)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainrcU_U(start_for_C_drainrcU)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2sc4_U(start_for_A_IO_L2sc4)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2tde_U(start_for_A_IO_L2tde)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE139_U0_U(start_for_PE139_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE142_U0_U(start_for_PE142_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2udo_U(start_for_B_IO_L2udo)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2vdy_U(start_for_B_IO_L2vdy)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE140_U0_U(start_for_PE140_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainwdI_U(start_for_C_drainwdI)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duxdS_U(start_for_PE_A_duxdS)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainyd2_U(start_for_C_drainyd2)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duzec_U(start_for_PE_B_duzec)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainAem_U(start_for_C_drainAem)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_A_duBew_U(start_for_PE_A_duBew)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_B_duCeG_U(start_for_PE_B_duCeG)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainDeQ_U(start_for_C_drainDeQ)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainEe0_U(start_for_C_drainEe0)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drainFfa_U(start_for_C_drainFfa)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 4.2 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel0 xml_exists=1
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=93 #gSsdmPorts=0
Execute         source /opt/tools/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute         sc_get_clocks kernel0 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0_entry6.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/A_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_intra_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_inter_tra.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/B_IO_L2_in_tail.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE139.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE140.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy141.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE142.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy143.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_A_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/PE_B_dummy.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_in_2.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out145.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out_he_1.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out_he.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute         source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 1431.125 ; gain = 907.035 ; free physical = 186336 ; free virtual = 192767
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Command       autosyn done; 77.78 sec.
Command     csynth_design done; 112.05 sec.
Execute     cosim_design 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/tools/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp 
Execute       is_encrypted /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_kernel.h 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 1.93 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 3.09 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/src/kernel_xilinx.cpp /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.01 sec.
Execute       tidy_31 xilinx-tb31-process /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/tools/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/kernel_xilinx.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 2.41 sec.
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'gmem_A' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_B' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_C' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.67 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 93.72 sec.
Execute       send_msg_by_id ERROR @200-742@ -drc COSIM,DATAFLOW 
ERROR: [HLS 200-742] Deadlock detected in co-simulation, please check co-simulation log or dataflow viewer for details
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 124.83 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
