# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab7_Part3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture structural_comparator of comparator
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/unit_digit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/unit_digit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unit_digit
# -- Compiling architecture Behavioral of unit_digit
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/tens_digit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/tens_digit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tens_digit
# -- Compiling architecture structural_tens_digit of tens_digit
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/mux_4b_2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/mux_4b_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4b_2to1
# -- Compiling architecture structural_mux_4b_2to1 of mux_4b_2to1
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity main
# -- Compiling architecture structural_main of main
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/display_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:07 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part3/display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display_decoder
# -- Compiling architecture Behavioral of display_decoder
# End time: 15:38:07 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.main
# vsim work.main 
# Start time: 15:38:23 on Oct 27,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main(structural_main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparator(structural_comparator)
# Loading work.unit_digit(behavioral)
# Loading work.tens_digit(structural_tens_digit)
# Loading work.mux_4b_2to1(structural_mux_4b_2to1)
# Loading work.display_decoder(behavioral)
add wave -position insertpoint sim:/main/*
do mew
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/COMP
# End time: 15:40:45 on Oct 27,2024, Elapsed time: 0:02:22
# Errors: 0, Warnings: 1
