
---------- Begin Simulation Statistics ----------
final_tick                                26633587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    357                       # Simulator instruction rate (inst/s)
host_mem_usage                               14343552                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 79053.26                       # Real time elapsed on the host
host_tick_rate                                 156320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    28203965                       # Number of instructions simulated
sim_ops                                      28906467                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012358                       # Number of seconds simulated
sim_ticks                                 12357583125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.408868                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  854547                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               886378                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                229                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15685                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            884462                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1961                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1006442                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   39829                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2944                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5932779                       # Number of instructions committed
system.cpu.committedOps                       6041343                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.194228                       # CPI: cycles per instruction
system.cpu.discardedOps                         42820                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3272775                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            327583                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1584786                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6292901                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313065                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      113                       # number of quiesce instructions executed
system.cpu.numCycles                         18950647                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       113                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4078934     67.52%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9455      0.16%     67.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 325780      5.39%     73.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1627174     26.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6041343                       # Class of committed instruction
system.cpu.quiesceCycles                       821486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12657746                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1438914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              541009                       # Transaction distribution
system.membus.trans_dist::ReadResp             548376                       # Transaction distribution
system.membus.trans_dist::WriteReq             184648                       # Transaction distribution
system.membus.trans_dist::WriteResp            184648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1406                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6277                       # Transaction distribution
system.membus.trans_dist::ReadExReq               501                       # Transaction distribution
system.membus.trans_dist::ReadExResp              501                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1491                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       711680                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        711680                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1429290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1457295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1423360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1423360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2898101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       376064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       376064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        10888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       216640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       258814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46182398                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2157290                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000380                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019481                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2156471     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     819      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2157290                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3360920592                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              27.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            28373000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16897234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5424000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26288485                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3152264336                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29982250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16121856                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     20250624                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9568256                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4030464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4159488                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2392064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2705408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     31819814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     26516512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1304612386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    233345305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma     42426419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1638720435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    774282148                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    811405264                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1585687412                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     31819814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     26516512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2078894533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1044750569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma     42426419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3224407847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma       786432                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16056320                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     20185088                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9240576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      9895936                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma        24576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4014080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4143104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       309248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2619392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     42426419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     63639629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma     15909907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1299309083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    212132095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1633417133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    747765636                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    800798659                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1548564295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     42426419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     63639629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma     15909907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   2047074719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1012930755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3181981428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       528384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       528384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1274871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1274871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         2814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         2674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        22510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       823296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       933888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       806912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       872448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       782336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       872448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3606510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3234                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3102                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         4202                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        29942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     13172736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     14942208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     12910592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     13959168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     12517376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     13959168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     57373942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5839674875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4946574467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         40.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2860023000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       539648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       539648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       172032                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       172032                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       350208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       370688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1423360                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11206656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     11862016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       966566                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       966566    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       966566                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1857697250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2870272000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10158080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19791872                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2408448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       317440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2725888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1331128897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    217435398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     53033024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma     26516512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     42426419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1670540250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    779585450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    822011869                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1601597319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2110714347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1039447267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     53033024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma     26516512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     42426419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3272137569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2818048                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     20840448                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9306112                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10354688                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     19660800                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        88064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4235264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2326528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       323584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2650112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     58336326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1325825595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    228042002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     42426419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     31819814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1686450157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    753068938                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    837921776                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1590990714                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     58336326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2078894533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1065963778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     42426419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     31819814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3277440871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       376064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       377408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       376064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       376064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5876                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5897                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     30431841                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       30540600                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     30431841                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     30431841                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     30431841                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      30540600                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      8978432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         126144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34663616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2818048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11100544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       134144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       140288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              541619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1414                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        44032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             173446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    689429309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    694732612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    726552426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    684126007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10207821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2805048176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7323115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    217435398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    228042002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    233345305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    212132095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            898277915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7323115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    906864707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    922774614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    959897731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    896258102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10207821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3703326090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    178062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    185269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    173011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000488469000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1668                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1668                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              989448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      541619                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     173446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    541619                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   173446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10839                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17435830385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2706505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31644981635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32210.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58460.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       402                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   504561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  160713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                541619                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               173446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  469090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.457378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.340514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.770541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1608      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1648      3.33%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          766      1.55%      8.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          710      1.43%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          947      1.91%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          689      1.39%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          636      1.29%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          958      1.94%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41520     83.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     324.527578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1263.375447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1522     91.25%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.06%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.24%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.24%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           15      0.90%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.06%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.06%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.60%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           24      1.44%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.06%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.18%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           16      0.96%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.12%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.06%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           18      1.08%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      0.18%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           15      0.90%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.06%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            9      0.54%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.06%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      0.24%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.06%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            3      0.18%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.06%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            1      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            2      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1668                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.989209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     57.947360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    142.883279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            747     44.78%     44.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           122      7.31%     52.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           306     18.35%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          195     11.69%     82.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           18      1.08%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           20      1.20%     84.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.78%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           35      2.10%     87.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           52      3.12%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           39      2.34%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           24      1.44%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            9      0.54%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           17      1.02%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           19      1.14%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           16      0.96%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.24%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.18%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.18%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.06%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.12%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            6      0.36%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.18%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.06%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.18%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.06%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            7      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1668                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34643264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11101056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34663616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11100544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2803.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       898.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2805.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    898.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12357480000                       # Total gap between requests
system.mem_ctrls.avgGap                      17281.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8514880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      8577920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      8973632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      8451264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       125568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        91968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2817088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 689040883.955211043358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 694142205.092389345169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 726164000.616423130035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 683892951.761957049370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10161210.224511437118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7442231.953426572494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 217435397.587098985910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 227964317.253985702991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 233345304.727618396282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 212132095.206925839186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       140288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1414                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        44032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7791490350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   7818099685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   8160360815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   7734822645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140208140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  45705553095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  58144836495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  46772220890                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  54705925000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  64006195875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58529.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58281.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58168.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58554.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     71135.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32323587.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1384928.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1062232.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1214176.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1562651.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3182588045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    668430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8508227455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 226                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4544005.530973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2793978.748145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          113    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        49875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20994875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26120114875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    513472625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2943971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2943971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2943971                       # number of overall hits
system.cpu.icache.overall_hits::total         2943971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5876                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5876                       # number of overall misses
system.cpu.icache.overall_misses::total          5876                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    255793750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    255793750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    255793750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    255793750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2949847                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2949847                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2949847                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2949847                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001992                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001992                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001992                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001992                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43531.952008                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43531.952008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43531.952008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43531.952008                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5876                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5876                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5876                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5876                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    246691750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    246691750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    246691750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    246691750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001992                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001992                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001992                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001992                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41982.939074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41982.939074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41982.939074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41982.939074                       # average overall mshr miss latency
system.cpu.icache.replacements                   5694                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2943971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2943971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5876                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    255793750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    255793750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2949847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2949847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43531.952008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43531.952008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    246691750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    246691750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001992                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41982.939074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41982.939074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.353993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1312849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            230.567088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.353993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5905570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5905570                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       510469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           510469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       510469                       # number of overall hits
system.cpu.dcache.overall_hits::total          510469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2507                       # number of overall misses
system.cpu.dcache.overall_misses::total          2507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    265628125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    265628125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    265628125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    265628125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       512976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       512976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       512976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       512976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004887                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004887                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105954.577184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105954.577184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105954.577184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105954.577184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1406                       # number of writebacks
system.cpu.dcache.writebacks::total              1406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        13977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        13977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    206994375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    206994375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    206994375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    206994375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     29620625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     29620625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003883                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003883                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003883                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103912.838855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103912.838855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103912.838855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103912.838855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.240538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.240538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1989                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       322435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          322435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    160380750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    160380750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       323954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       323954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105583.113891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105583.113891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     29620625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     29620625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 104010.060362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104010.060362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.868479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.868479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       189022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       189022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106525.683198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106525.683198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        12616                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        12616                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     51915375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51915375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103623.502994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103623.502994                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       711680                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       711680                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7453038000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7453038000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10472.456722                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10472.456722                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       229793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       229793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       481887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       481887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7287792967                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7287792967                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15123.447960                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15123.447960                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.283024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               59184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.636455                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.283024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7747336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7747336                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26633587500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26633758125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    357                       # Simulator instruction rate (inst/s)
host_mem_usage                               14343552                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 79053.36                       # Real time elapsed on the host
host_tick_rate                                 156322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    28203974                       # Number of instructions simulated
sim_ops                                      28906482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012358                       # Number of seconds simulated
sim_ticks                                 12357753750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.408220                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  854548                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               886385                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                230                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15687                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            884462                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1961                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1006450                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   39830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2944                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5932788                       # Number of instructions committed
system.cpu.committedOps                       6041358                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.194269                       # CPI: cycles per instruction
system.cpu.discardedOps                         42826                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3272795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            327583                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1584786                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6293124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313061                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      113                       # number of quiesce instructions executed
system.cpu.numCycles                         18950920                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       113                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4078942     67.52%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9455      0.16%     67.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 325786      5.39%     73.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1627174     26.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6041358                       # Class of committed instruction
system.cpu.quiesceCycles                       821486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12657796                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1438920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              541009                       # Transaction distribution
system.membus.trans_dist::ReadResp             548379                       # Transaction distribution
system.membus.trans_dist::WriteReq             184648                       # Transaction distribution
system.membus.trans_dist::WriteResp            184648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1407                       # Transaction distribution
system.membus.trans_dist::WriteClean                8                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6279                       # Transaction distribution
system.membus.trans_dist::ReadExReq               501                       # Transaction distribution
system.membus.trans_dist::ReadExResp              501                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1492                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       711680                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        711680                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1429293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1457298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1423360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1423360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2898110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       376192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       376192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        10888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       216768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       258942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46182654                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2157293                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000380                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019481                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2156474     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     819      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2157293                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3360927717                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              27.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            28373000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16903109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5424000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26294235                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3152264336                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29992250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16121856                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     20250624                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9568256                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4030464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4159488                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2392064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2705408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     31819375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     26516146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1304594373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    233342083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma     42425833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1638697809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    774271457                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    811394061                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1585665518                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     31819375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     26516146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2078865829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1044736144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma     42425833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3224363327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma       786432                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16056320                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     20185088                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9240576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      9895936                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma        24576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4014080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4143104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       309248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2619392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     42425833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     63638750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma     15909687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1299291143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    212129166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1633394580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    747755311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    800787603                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1548542914                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     42425833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     63638750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma     15909687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   2047046455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1012916769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3181937494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       528384                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       528384                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1274871                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1274871                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         2814                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         2674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        22510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       823296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       933888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       806912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       872448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       782336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       872448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3606510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3234                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3102                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         4202                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        29942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     13172736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     14942208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     12910592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     13959168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     12517376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     13959168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     57373942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5839674875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4946574467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         40.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2860023000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       539648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       539648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       172032                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       172032                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       350208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       370688                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1423360                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11206656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     11862016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45547520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       966566                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       966566    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       966566                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1857697250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2870272000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10158080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19791872                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2408448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       317440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2725888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1331110518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    217432395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     53032292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma     26516146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     42425833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1670517184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    779574686                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    822000519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1601575205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2110685204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1039432915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     53032292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma     26516146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     42425833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3272092390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2818048                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     20840448                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9306112                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10354688                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     19660800                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        88064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4235264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2326528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       323584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2650112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     58335521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1325807289                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    228038854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     42425833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     31819375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1686426872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    753058540                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    837910207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1590968747                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     58335521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2078865829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1065949061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     42425833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     31819375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3277395619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       376192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       377536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       376192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       376192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5878                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5899                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     30441778                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108758                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       30550536                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     30441778                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     30441778                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     30441778                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108758                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      30550536                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      8978432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34663680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2818048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11100608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       134144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       140288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              541620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        44032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             173447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    689419790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    694723020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    726542394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    684116561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10212859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2805014625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7328193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    217432395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    228038854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    233342083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    212129166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            898270691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7328193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    906852186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    922761873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    959884477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    896245728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10212859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3703285316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    175029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    178062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    185269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    173011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000488469000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1668                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1668                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              989451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      541620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     173447                       # Number of write requests accepted
system.mem_ctrls.readBursts                    541620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   173447                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10839                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17435830385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2706510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31645007885                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32210.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58460.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       402                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   504562                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  160713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                541620                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               173447                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  469090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.457378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.340514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.770541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1608      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1648      3.33%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          766      1.55%      8.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          710      1.43%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          947      1.91%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          689      1.39%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          636      1.29%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          958      1.94%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41520     83.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     324.527578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1263.375447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1522     91.25%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.06%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.24%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.24%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           15      0.90%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.06%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.06%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.60%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           24      1.44%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.06%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.18%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           16      0.96%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.12%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.06%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           18      1.08%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      0.18%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           15      0.90%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.06%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            9      0.54%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.06%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      0.24%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.06%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            3      0.18%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.06%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            1      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            2      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1668                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     103.989209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     57.947360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    142.883279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            747     44.78%     44.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           122      7.31%     52.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           306     18.35%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          195     11.69%     82.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           18      1.08%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           20      1.20%     84.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.78%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           35      2.10%     87.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           52      3.12%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           39      2.34%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           24      1.44%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            9      0.54%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           17      1.02%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           19      1.14%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           16      0.96%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.24%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            3      0.18%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.06%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.18%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.06%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.12%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            6      0.36%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.18%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.06%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.18%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.06%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            7      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1668                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34643328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11101056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34663680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11100608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2803.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       898.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2805.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    898.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12357741250                       # Total gap between requests
system.mem_ctrls.avgGap                      17281.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8514880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      8577920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      8973632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      8451264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       125632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        91968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2686976                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      2817088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 689031370.284425616264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 694132620.987046241760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 726153974.382277965546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 683883509.169293761253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10166248.862176913768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7442129.197630273178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 217432395.430277913809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 227961169.723097920418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 233342082.900786072016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 212129166.273441880941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       140288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1415                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        44032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7791490350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   7818099685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   8160360815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   7734822645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140234390                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  45705553095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  58144836495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  46772220890                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  54705925000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  64006195875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58529.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58281.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58168.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58554.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     71112.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32300744.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1384928.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1062232.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1214176.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1562651.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3182588045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    668430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8508398080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 226                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4544005.530973                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2793978.748145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          113    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        49875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20994875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     26120285500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    513472625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2943979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2943979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2943979                       # number of overall hits
system.cpu.icache.overall_hits::total         2943979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5878                       # number of overall misses
system.cpu.icache.overall_misses::total          5878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    255880625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    255880625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    255880625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    255880625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2949857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2949857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2949857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2949857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43531.919871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43531.919871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43531.919871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43531.919871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    246775375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    246775375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    246775375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    246775375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41982.881082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41982.881082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41982.881082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41982.881082                       # average overall mshr miss latency
system.cpu.icache.replacements                   5696                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2943979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2943979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    255880625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    255880625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2949857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2949857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43531.919871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43531.919871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    246775375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    246775375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41982.881082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41982.881082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.354030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9322156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1542.892420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.354030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5905592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5905592                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       510474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           510474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       510474                       # number of overall hits
system.cpu.dcache.overall_hits::total          510474                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2508                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2508                       # number of overall misses
system.cpu.dcache.overall_misses::total          2508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    265688750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    265688750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    265688750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    265688750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       512982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       512982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       512982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       512982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004889                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004889                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105936.503190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105936.503190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105936.503190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105936.503190                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1407                       # number of writebacks
system.cpu.dcache.writebacks::total              1407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        13977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        13977                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    207053375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    207053375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    207053375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207053375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     29620625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     29620625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003885                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003885                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003885                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003885                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103890.303562                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103890.303562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103890.303562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103890.303562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.240538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.240538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       322440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          322440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    160441375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    160441375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       323960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       323960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105553.536184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105553.536184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     29620625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     29620625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103979.892761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103979.892761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.868479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.868479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       189022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       189022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106525.683198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106525.683198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        12616                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        12616                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     51915375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51915375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103623.502994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103623.502994                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       711680                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       711680                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7453038000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7453038000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10472.456722                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10472.456722                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       229793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       229793                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       481887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       481887                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7287792967                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7287792967                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15123.447960                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15123.447960                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.282965                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              515236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            205.683034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.282965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7747361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7747361                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26633758125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
