#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1132f50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1102320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11096b0 .functor NOT 1, L_0x115efa0, C4<0>, C4<0>, C4<0>;
L_0x115ed80 .functor XOR 2, L_0x115ec20, L_0x115ece0, C4<00>, C4<00>;
L_0x115ee90 .functor XOR 2, L_0x115ed80, L_0x115edf0, C4<00>, C4<00>;
v0x115b7d0_0 .net *"_ivl_10", 1 0, L_0x115edf0;  1 drivers
v0x115b8d0_0 .net *"_ivl_12", 1 0, L_0x115ee90;  1 drivers
v0x115b9b0_0 .net *"_ivl_2", 1 0, L_0x115eb60;  1 drivers
v0x115ba70_0 .net *"_ivl_4", 1 0, L_0x115ec20;  1 drivers
v0x115bb50_0 .net *"_ivl_6", 1 0, L_0x115ece0;  1 drivers
v0x115bc80_0 .net *"_ivl_8", 1 0, L_0x115ed80;  1 drivers
v0x115bd60_0 .net "a", 0 0, v0x11597b0_0;  1 drivers
v0x115be00_0 .net "b", 0 0, v0x1159850_0;  1 drivers
v0x115bea0_0 .net "c", 0 0, v0x11598f0_0;  1 drivers
v0x115bf40_0 .var "clk", 0 0;
v0x115bfe0_0 .net "d", 0 0, v0x1159a30_0;  1 drivers
v0x115c080_0 .net "out_pos_dut", 0 0, L_0x115e9d0;  1 drivers
v0x115c120_0 .net "out_pos_ref", 0 0, L_0x115d760;  1 drivers
v0x115c1c0_0 .net "out_sop_dut", 0 0, L_0x115dfd0;  1 drivers
v0x115c260_0 .net "out_sop_ref", 0 0, L_0x1134460;  1 drivers
v0x115c300_0 .var/2u "stats1", 223 0;
v0x115c3a0_0 .var/2u "strobe", 0 0;
v0x115c550_0 .net "tb_match", 0 0, L_0x115efa0;  1 drivers
v0x115c620_0 .net "tb_mismatch", 0 0, L_0x11096b0;  1 drivers
v0x115c6c0_0 .net "wavedrom_enable", 0 0, v0x1159d00_0;  1 drivers
v0x115c790_0 .net "wavedrom_title", 511 0, v0x1159da0_0;  1 drivers
L_0x115eb60 .concat [ 1 1 0 0], L_0x115d760, L_0x1134460;
L_0x115ec20 .concat [ 1 1 0 0], L_0x115d760, L_0x1134460;
L_0x115ece0 .concat [ 1 1 0 0], L_0x115e9d0, L_0x115dfd0;
L_0x115edf0 .concat [ 1 1 0 0], L_0x115d760, L_0x1134460;
L_0x115efa0 .cmp/eeq 2, L_0x115eb60, L_0x115ee90;
S_0x11063e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1102320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1109a90 .functor AND 1, v0x11598f0_0, v0x1159a30_0, C4<1>, C4<1>;
L_0x1109e70 .functor NOT 1, v0x11597b0_0, C4<0>, C4<0>, C4<0>;
L_0x110a250 .functor NOT 1, v0x1159850_0, C4<0>, C4<0>, C4<0>;
L_0x110a4d0 .functor AND 1, L_0x1109e70, L_0x110a250, C4<1>, C4<1>;
L_0x1121220 .functor AND 1, L_0x110a4d0, v0x11598f0_0, C4<1>, C4<1>;
L_0x1134460 .functor OR 1, L_0x1109a90, L_0x1121220, C4<0>, C4<0>;
L_0x115cbe0 .functor NOT 1, v0x1159850_0, C4<0>, C4<0>, C4<0>;
L_0x115cc50 .functor OR 1, L_0x115cbe0, v0x1159a30_0, C4<0>, C4<0>;
L_0x115cd60 .functor AND 1, v0x11598f0_0, L_0x115cc50, C4<1>, C4<1>;
L_0x115ce20 .functor NOT 1, v0x11597b0_0, C4<0>, C4<0>, C4<0>;
L_0x115cef0 .functor OR 1, L_0x115ce20, v0x1159850_0, C4<0>, C4<0>;
L_0x115cf60 .functor AND 1, L_0x115cd60, L_0x115cef0, C4<1>, C4<1>;
L_0x115d0e0 .functor NOT 1, v0x1159850_0, C4<0>, C4<0>, C4<0>;
L_0x115d150 .functor OR 1, L_0x115d0e0, v0x1159a30_0, C4<0>, C4<0>;
L_0x115d070 .functor AND 1, v0x11598f0_0, L_0x115d150, C4<1>, C4<1>;
L_0x115d2e0 .functor NOT 1, v0x11597b0_0, C4<0>, C4<0>, C4<0>;
L_0x115d3e0 .functor OR 1, L_0x115d2e0, v0x1159a30_0, C4<0>, C4<0>;
L_0x115d4a0 .functor AND 1, L_0x115d070, L_0x115d3e0, C4<1>, C4<1>;
L_0x115d650 .functor XNOR 1, L_0x115cf60, L_0x115d4a0, C4<0>, C4<0>;
v0x1108fe0_0 .net *"_ivl_0", 0 0, L_0x1109a90;  1 drivers
v0x11093e0_0 .net *"_ivl_12", 0 0, L_0x115cbe0;  1 drivers
v0x11097c0_0 .net *"_ivl_14", 0 0, L_0x115cc50;  1 drivers
v0x1109ba0_0 .net *"_ivl_16", 0 0, L_0x115cd60;  1 drivers
v0x1109f80_0 .net *"_ivl_18", 0 0, L_0x115ce20;  1 drivers
v0x110a360_0 .net *"_ivl_2", 0 0, L_0x1109e70;  1 drivers
v0x110a5e0_0 .net *"_ivl_20", 0 0, L_0x115cef0;  1 drivers
v0x1157d20_0 .net *"_ivl_24", 0 0, L_0x115d0e0;  1 drivers
v0x1157e00_0 .net *"_ivl_26", 0 0, L_0x115d150;  1 drivers
v0x1157ee0_0 .net *"_ivl_28", 0 0, L_0x115d070;  1 drivers
v0x1157fc0_0 .net *"_ivl_30", 0 0, L_0x115d2e0;  1 drivers
v0x11580a0_0 .net *"_ivl_32", 0 0, L_0x115d3e0;  1 drivers
v0x1158180_0 .net *"_ivl_36", 0 0, L_0x115d650;  1 drivers
L_0x7ff8a31fc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1158240_0 .net *"_ivl_38", 0 0, L_0x7ff8a31fc018;  1 drivers
v0x1158320_0 .net *"_ivl_4", 0 0, L_0x110a250;  1 drivers
v0x1158400_0 .net *"_ivl_6", 0 0, L_0x110a4d0;  1 drivers
v0x11584e0_0 .net *"_ivl_8", 0 0, L_0x1121220;  1 drivers
v0x11585c0_0 .net "a", 0 0, v0x11597b0_0;  alias, 1 drivers
v0x1158680_0 .net "b", 0 0, v0x1159850_0;  alias, 1 drivers
v0x1158740_0 .net "c", 0 0, v0x11598f0_0;  alias, 1 drivers
v0x1158800_0 .net "d", 0 0, v0x1159a30_0;  alias, 1 drivers
v0x11588c0_0 .net "out_pos", 0 0, L_0x115d760;  alias, 1 drivers
v0x1158980_0 .net "out_sop", 0 0, L_0x1134460;  alias, 1 drivers
v0x1158a40_0 .net "pos0", 0 0, L_0x115cf60;  1 drivers
v0x1158b00_0 .net "pos1", 0 0, L_0x115d4a0;  1 drivers
L_0x115d760 .functor MUXZ 1, L_0x7ff8a31fc018, L_0x115cf60, L_0x115d650, C4<>;
S_0x1158c80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1102320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x11597b0_0 .var "a", 0 0;
v0x1159850_0 .var "b", 0 0;
v0x11598f0_0 .var "c", 0 0;
v0x1159990_0 .net "clk", 0 0, v0x115bf40_0;  1 drivers
v0x1159a30_0 .var "d", 0 0;
v0x1159b20_0 .var/2u "fail", 0 0;
v0x1159bc0_0 .var/2u "fail1", 0 0;
v0x1159c60_0 .net "tb_match", 0 0, L_0x115efa0;  alias, 1 drivers
v0x1159d00_0 .var "wavedrom_enable", 0 0;
v0x1159da0_0 .var "wavedrom_title", 511 0;
E_0x1114d00/0 .event negedge, v0x1159990_0;
E_0x1114d00/1 .event posedge, v0x1159990_0;
E_0x1114d00 .event/or E_0x1114d00/0, E_0x1114d00/1;
S_0x1158fb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1158c80;
 .timescale -12 -12;
v0x11591f0_0 .var/2s "i", 31 0;
E_0x1114ba0 .event posedge, v0x1159990_0;
S_0x11592f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1158c80;
 .timescale -12 -12;
v0x11594f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11595d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1158c80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1159f80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1102320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x115d910 .functor AND 1, v0x11598f0_0, v0x1159a30_0, C4<1>, C4<1>;
L_0x115dbc0 .functor NOT 1, v0x11597b0_0, C4<0>, C4<0>, C4<0>;
L_0x115dc50 .functor NOT 1, v0x1159850_0, C4<0>, C4<0>, C4<0>;
L_0x115ddd0 .functor AND 1, L_0x115dbc0, L_0x115dc50, C4<1>, C4<1>;
L_0x115df10 .functor AND 1, L_0x115ddd0, v0x11598f0_0, C4<1>, C4<1>;
L_0x115dfd0 .functor OR 1, L_0x115d910, L_0x115df10, C4<0>, C4<0>;
L_0x115e170 .functor NOT 1, v0x1159850_0, C4<0>, C4<0>, C4<0>;
L_0x115e1e0 .functor AND 1, v0x11598f0_0, L_0x115e170, C4<1>, C4<1>;
L_0x115e2f0 .functor AND 1, v0x11598f0_0, v0x1159a30_0, C4<1>, C4<1>;
L_0x115e360 .functor OR 1, L_0x115e1e0, L_0x115e2f0, C4<0>, C4<0>;
L_0x115e4d0 .functor NOT 1, v0x11597b0_0, C4<0>, C4<0>, C4<0>;
L_0x115e650 .functor AND 1, v0x11598f0_0, L_0x115e4d0, C4<1>, C4<1>;
L_0x115e730 .functor AND 1, v0x11598f0_0, v0x1159a30_0, C4<1>, C4<1>;
L_0x115e7a0 .functor OR 1, L_0x115e650, L_0x115e730, C4<0>, C4<0>;
L_0x115e6c0 .functor XNOR 1, L_0x115e360, L_0x115e7a0, C4<0>, C4<0>;
v0x115a140_0 .net *"_ivl_0", 0 0, L_0x115d910;  1 drivers
v0x115a220_0 .net *"_ivl_12", 0 0, L_0x115e170;  1 drivers
v0x115a300_0 .net *"_ivl_14", 0 0, L_0x115e1e0;  1 drivers
v0x115a3f0_0 .net *"_ivl_16", 0 0, L_0x115e2f0;  1 drivers
v0x115a4d0_0 .net *"_ivl_2", 0 0, L_0x115dbc0;  1 drivers
v0x115a600_0 .net *"_ivl_20", 0 0, L_0x115e4d0;  1 drivers
v0x115a6e0_0 .net *"_ivl_22", 0 0, L_0x115e650;  1 drivers
v0x115a7c0_0 .net *"_ivl_24", 0 0, L_0x115e730;  1 drivers
v0x115a8a0_0 .net *"_ivl_28", 0 0, L_0x115e6c0;  1 drivers
L_0x7ff8a31fc060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x115a9f0_0 .net *"_ivl_30", 0 0, L_0x7ff8a31fc060;  1 drivers
v0x115aad0_0 .net *"_ivl_4", 0 0, L_0x115dc50;  1 drivers
v0x115abb0_0 .net *"_ivl_6", 0 0, L_0x115ddd0;  1 drivers
v0x115ac90_0 .net *"_ivl_8", 0 0, L_0x115df10;  1 drivers
v0x115ad70_0 .net "a", 0 0, v0x11597b0_0;  alias, 1 drivers
v0x115ae10_0 .net "b", 0 0, v0x1159850_0;  alias, 1 drivers
v0x115af00_0 .net "c", 0 0, v0x11598f0_0;  alias, 1 drivers
v0x115aff0_0 .net "d", 0 0, v0x1159a30_0;  alias, 1 drivers
v0x115b1f0_0 .net "out_pos", 0 0, L_0x115e9d0;  alias, 1 drivers
v0x115b2b0_0 .net "out_sop", 0 0, L_0x115dfd0;  alias, 1 drivers
v0x115b370_0 .net "pos0", 0 0, L_0x115e360;  1 drivers
v0x115b430_0 .net "pos1", 0 0, L_0x115e7a0;  1 drivers
L_0x115e9d0 .functor MUXZ 1, L_0x7ff8a31fc060, L_0x115e360, L_0x115e6c0, C4<>;
S_0x115b5b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1102320;
 .timescale -12 -12;
E_0x10fe9f0 .event anyedge, v0x115c3a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x115c3a0_0;
    %nor/r;
    %assign/vec4 v0x115c3a0_0, 0;
    %wait E_0x10fe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1158c80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1159b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1159bc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1158c80;
T_4 ;
    %wait E_0x1114d00;
    %load/vec4 v0x1159c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1159b20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1158c80;
T_5 ;
    %wait E_0x1114ba0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %wait E_0x1114ba0;
    %load/vec4 v0x1159b20_0;
    %store/vec4 v0x1159bc0_0, 0, 1;
    %fork t_1, S_0x1158fb0;
    %jmp t_0;
    .scope S_0x1158fb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11591f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x11591f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1114ba0;
    %load/vec4 v0x11591f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11591f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11591f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1158c80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1114d00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1159a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11598f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1159850_0, 0;
    %assign/vec4 v0x11597b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1159b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1159bc0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1102320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x115c3a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1102320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x115bf40_0;
    %inv;
    %store/vec4 v0x115bf40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1102320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1159990_0, v0x115c620_0, v0x115bd60_0, v0x115be00_0, v0x115bea0_0, v0x115bfe0_0, v0x115c260_0, v0x115c1c0_0, v0x115c120_0, v0x115c080_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1102320;
T_9 ;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x115c300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1102320;
T_10 ;
    %wait E_0x1114d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x115c300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
    %load/vec4 v0x115c550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x115c300_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x115c260_0;
    %load/vec4 v0x115c260_0;
    %load/vec4 v0x115c1c0_0;
    %xor;
    %load/vec4 v0x115c260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x115c120_0;
    %load/vec4 v0x115c120_0;
    %load/vec4 v0x115c080_0;
    %xor;
    %load/vec4 v0x115c120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x115c300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x115c300_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/ece241_2013_q2/iter0/response3/top_module.sv";
