<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.v</a>
defines: 
time_elapsed: 0.631s
ram usage: 15304 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_axi_rx.v</a>
module bsg_cache_to_axi_rx (
	clk_i,
	reset_i,
	v_i,
	yumi_o,
	tag_i,
	axi_addr_i,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	axi_arid_o,
	axi_araddr_o,
	axi_arlen_o,
	axi_arsize_o,
	axi_arburst_o,
	axi_arcache_o,
	axi_arprot_o,
	axi_arlock_o,
	axi_arvalid_o,
	axi_arready_i,
	axi_rid_i,
	axi_rdata_i,
	axi_rresp_i,
	axi_rlast_i,
	axi_rvalid_i,
	axi_rready_o
);
	parameter _sv2v_width_num_cache_p = 24;
	parameter [_sv2v_width_num_cache_p - 1:0] num_cache_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	parameter tag_fifo_els_p = num_cache_p;
	parameter _sv2v_width_axi_id_width_p = 24;
	parameter [_sv2v_width_axi_id_width_p - 1:0] axi_id_width_p = &#34;inv&#34;;
	parameter _sv2v_width_axi_addr_width_p = 24;
	parameter [_sv2v_width_axi_addr_width_p - 1:0] axi_addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_axi_data_width_p = 24;
	parameter [_sv2v_width_axi_data_width_p - 1:0] axi_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_axi_burst_len_p = 24;
	parameter [_sv2v_width_axi_burst_len_p - 1:0] axi_burst_len_p = &#34;inv&#34;;
	parameter lg_num_cache_lp = (num_cache_p == 1 ? 1 : $clog2(num_cache_p));
	parameter data_width_ratio_lp = axi_data_width_p / data_width_p;
	input clk_i;
	input reset_i;
	input v_i;
	output wire yumi_o;
	input [lg_num_cache_lp - 1:0] tag_i;
	input [axi_addr_width_p - 1:0] axi_addr_i;
	output wire [(num_cache_p * data_width_p) - 1:0] dma_data_o;
	output wire [num_cache_p - 1:0] dma_data_v_o;
	input [num_cache_p - 1:0] dma_data_ready_i;
	output wire [axi_id_width_p - 1:0] axi_arid_o;
	output wire [axi_addr_width_p - 1:0] axi_araddr_o;
	output wire [7:0] axi_arlen_o;
	output wire [2:0] axi_arsize_o;
	output wire [1:0] axi_arburst_o;
	output wire [3:0] axi_arcache_o;
	output wire [2:0] axi_arprot_o;
	output wire axi_arlock_o;
	output wire axi_arvalid_o;
	input axi_arready_i;
	input [axi_id_width_p - 1:0] axi_rid_i;
	input [axi_data_width_p - 1:0] axi_rdata_i;
	input [1:0] axi_rresp_i;
	input axi_rlast_i;
	input axi_rvalid_i;
	output wire axi_rready_o;
	wire [axi_id_width_p - 1:0] unused_rid = axi_rid_i;
	wire [1:0] unused_rresp = axi_rresp_i;
	wire unused_rlast = axi_rlast_i;
	wire tag_fifo_v_li;
	wire tag_fifo_ready_lo;
	wire tag_fifo_v_lo;
	reg tag_fifo_yumi_li;
	wire [lg_num_cache_lp - 1:0] tag_lo;
	bsg_fifo_1r1w_small #(
		.width_p(lg_num_cache_lp),
		.els_p(tag_fifo_els_p)
	) tag_fifo(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.v_i(tag_fifo_v_li),
		.ready_o(tag_fifo_ready_lo),
		.data_i(tag_i),
		.v_o(tag_fifo_v_lo),
		.data_o(tag_lo),
		.yumi_i(tag_fifo_yumi_li)
	);
	assign yumi_o = (v_i &amp; axi_arready_i) &amp; tag_fifo_ready_lo;
	assign tag_fifo_v_li = v_i &amp; axi_arready_i;
	assign axi_arid_o = {axi_id_width_p {1&#39;b0}};
	assign axi_araddr_o = axi_addr_i;
	function automatic [7:0] sv2v_cast_8;
		input reg [7:0] inp;
		sv2v_cast_8 = inp;
	endfunction
	assign axi_arlen_o = sv2v_cast_8(axi_burst_len_p - 1);
	function automatic [2:0] sv2v_cast_3;
		input reg [2:0] inp;
		sv2v_cast_3 = inp;
	endfunction
	assign axi_arsize_o = sv2v_cast_3(((axi_data_width_p &gt;&gt; 3) == 1 ? 1 : $clog2(axi_data_width_p &gt;&gt; 3)));
	assign axi_arburst_o = 2&#39;b01;
	assign axi_arcache_o = 4&#39;b0000;
	assign axi_arprot_o = 2&#39;b00;
	assign axi_arlock_o = 1&#39;b0;
	assign axi_arvalid_o = v_i &amp; tag_fifo_ready_lo;
	wire piso_v_lo;
	wire [data_width_p - 1:0] piso_data_lo;
	wire piso_yumi_li;
	bsg_parallel_in_serial_out #(
		.width_p(data_width_p),
		.els_p(data_width_ratio_lp)
	) piso(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.valid_i(axi_rvalid_i),
		.data_i(axi_rdata_i),
		.ready_and_o(axi_rready_o),
		.valid_o(piso_v_lo),
		.data_o(piso_data_lo),
		.yumi_i(piso_yumi_li)
	);
	wire [num_cache_p - 1:0] cache_sel;
	bsg_decode_with_v #(.num_out_p(num_cache_p)) demux(
		.i(tag_lo),
		.v_i(tag_fifo_v_lo),
		.o(cache_sel)
	);
	assign dma_data_v_o = cache_sel &amp; {num_cache_p {piso_v_lo}};
	generate
		genvar i;
		for (i = 0; i &lt; num_cache_p; i = i + 1) assign dma_data_o[i * data_width_p+:data_width_p] = piso_data_lo;
	endgenerate
	wire [(block_size_in_words_p == 1 ? 1 : $clog2(block_size_in_words_p)) - 1:0] count_lo;
	reg counter_clear_li;
	reg counter_up_li;
	bsg_counter_clear_up #(
		.max_val_p(block_size_in_words_p - 1),
		.init_val_p(0)
	) counter(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.clear_i(counter_clear_li),
		.up_i(counter_up_li),
		.count_o(count_lo)
	);
	assign piso_yumi_li = (dma_data_ready_i[tag_lo] &amp; piso_v_lo) &amp; tag_fifo_v_lo;
	always @(*)
		if (count_lo == (block_size_in_words_p - 1)) begin
			counter_clear_li = piso_yumi_li;
			counter_up_li = 1&#39;b0;
			tag_fifo_yumi_li = piso_yumi_li;
		end
		else begin
			counter_clear_li = 1&#39;b0;
			counter_up_li = piso_yumi_li;
			tag_fifo_yumi_li = 1&#39;b0;
		end
endmodule

</pre>
</body>