// Seed: 3682201835
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    output wor  id_2,
    output tri1 id_3
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12
);
  if (id_2) begin
    assign id_7 = id_9;
  end else begin
    id_14(
        1, 1, id_4, 1 & 1
    );
    wire id_15;
    wire id_16;
  end
  specify
    (id_17 *> id_18) = (id_4);
    (id_19 => id_20) = 1;
    specparam id_21 = 1;
    (id_22 *> id_23) = (id_3  : 1  : id_0);
    (posedge id_24[1] => (id_25 +: id_17)) = (id_0, id_11 ? 1 - 1 : 1'b0);
  endspecify module_0(
      id_23, id_10, id_23, id_22
  );
endmodule
