
INFO (TDA-005): Command Line Invocation: 
            verify_test_structures stepid=pd__verify_test_structures_050315203550-092572000 testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Sunday May 03 20:35:50 2015  EDT
            Host machine is nemesis.lab.ece.cmu.local, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 16303.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work
            TESTMODE=FULLSCAN

            logfile=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/testresults/logs/log_verify_test_structures_FULLSCAN_050315203550-092572000
            stepid=pd__verify_test_structures
[end TDA_009]
malloc: using debugging hooks
INFO (TSV-900): verify_test_structures processing has started Sun May  3 20:35:50 2015    [end TSV_900] 
------------------- verify_test_structures Process Preview ---------------------
  apply constraints ...................................... constraints=yes    
  Effort level ........................................... effort=medium         
  Print 1 message per source of clock race ............... limitcisource=yes  
  Print 1 Message per capture of clock race .............. limitcicapture=yes 
  Check for mutually exclusive gating logic (MEG) ........ megraces=yes       
  Message Count options .................................. messagecount[option]=nnn 
  End verify_test_structures for Severe Clocking Errors .. stoponerrorclockusage=no 
  Use raise message severity attributes if they exist .... raisemsgsev=no    
  Remove message files ................................... removefiles=no    
  Reporting options ...................................... report[option]=yes/no 
    Process Preview ......................................   preview=yes     
    Circuit Statistics ...................................   circuit=yes      
    Message Summary ......................................   summary=yes      
    Specific Messages ....................................   specific=yes     
    Tests Status .........................................   status=no       
    Scan Chain Identification ............................   scanchains=no   
    Output File Names and Size ...........................   filestats=yes    
    Display messages for cloaked objects .................   cloakedobj=no   
    Fuse Correlations or Candidates ......................   fusecorrelation=no 
  Rerun verify_test_structures test(s) ................... reruntests=no     
  Use message suppression attributes if they exist ....... suppressmsg=no    
  Reduced Model .......................................... no 
  Test selected .......................................... test[option]=yes/no 
    Perform Mandatory Checks .............................   yes (Always Selected) 
    Analyze test clock control of memory elements ........   testclockusage=yes 
    Analyze three-state drivers for contention ...........   tsdcontention=yes 
      Special handling of nonscan latches for SafeScan ...   nonscan3state=no    
    Analyze feedback loops and keeper devices ............   feedback=yes 
    Analyze clock choppers ...............................   clockchopper=yes 
    Analyze flip-flop and latch scan characteristics .....   latchusage=yes 
      Scan Chain Inversion Checking ......................   scanchaininvert=no
    Analyze explicit fixed value latches .................   explicitfvlatch=yes 
    Analyze potential clock signal races .................   clocksignalraces=yes 
    Analyze internal scan chains .........................   internalscanchains=yes 

--------------------Circuit Statistics--------------------

Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
     5598  Blocks                          6094  Blocks
    14065  Pins                            6094  Nodes
     5844  Nets

Primary Inputs:                      Primary Outputs:
      247  Input Only                       250  Output Only
        0  Input/Output                       0  Input/Output
      247  Total Inputs                     250  Total Outputs

Tied Nets:                           Dotted Nets:
        0  Tied to 0                          0  Two-State
        0  Tied to 1                          0  Three-State
        0  Tied to X                          0  Total Dotted Nets
        0  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
        0  Latches

        0  Flip-Flops


Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          0  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins

  
   Perform Mandatory Checks 

Perform Mandatory Checks process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.06
  
   Analyze test clocks' control of memory elements    
INFO (TSV-006): Analyze test clocks' control of memory elements was invoked.  However, there are no active memory elements on the product under test.   [end TSV_006] 

Analyze test clocks' control of memory elements process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.07
  
   Analyze three-state drivers for contention 

Analyze three-state drivers for contention process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.06
  
   Analyze feedback loops and keeper devices          

Analyze feedback loops and keeper devices process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.06
  
   Analyze clock choppers                             

Analyze clock choppers process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:00.07
  
   Analyze flip-flop and latch scan characteristics   
INFO (TSV-369): There are 0 controllable scan chains fed by Primary Inputs.   [end TSV_369] 
INFO (TSV-370): There are 0 observable scan chains feeding to Primary Outputs.   [end TSV_370] 

Analyze flip-flop and latch scan characteristics process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.08
  
   Analyze explicit fixed value latches 

Analyze explicit fixed value latches process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.07
  
   Analyze potential clock signal races               
   Check for mutually exclusive gating logic (MEG)    

Analyze potential clock signal races process has completed.
                             CPU time =  0:00:00.00  Elapsed time =  0:00:00.07
  
   Analyze internal scan chains 

Analyze channel inputs for validity process has completed.
                             CPU time =  0:00:00.01  Elapsed time =  0:00:00.07

--------------------File Information----------------------
          57344 /afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/tbdata/TSVmessageFile.FULLSCAN 

INFO (TSV-908): verify_test_structures processing complete.   [end TSV_908] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            8,046,192  bytes

                      CPU Time =    0:00:00.06
                  Elapsed Time =    0:00:01.28                    [end TDA_001]

     Date Ended:  Sunday May 03 20:35:51 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TSV-006): Analyze test clocks' control of memory elements was invoked.  However, there are no active memory elements on the product under test.    
      1 INFO (TSV-369): There are 0 controllable scan chains fed by Primary Inputs.    
      1 INFO (TSV-370): There are 0 observable scan chains feeding to Primary Outputs.    
      1 INFO (TSV-900): verify_test_structures processing has started Sun May  3 20:35:50 2015     
      1 INFO (TSV-908): verify_test_structures processing complete.    


*******************************************************************************
