// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#include "matrixmul.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic matrixmul::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic matrixmul::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> matrixmul::ap_ST_st1_fsm_0 = "1";
const sc_lv<3> matrixmul::ap_ST_pp0_stg0_fsm_1 = "10";
const sc_lv<3> matrixmul::ap_ST_st5_fsm_2 = "100";
const sc_lv<32> matrixmul::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> matrixmul::ap_const_lv1_1 = "1";
const bool matrixmul::ap_true = true;
const sc_lv<32> matrixmul::ap_const_lv32_1 = "1";
const sc_lv<1> matrixmul::ap_const_lv1_0 = "0";
const sc_lv<4> matrixmul::ap_const_lv4_0 = "0000";
const sc_lv<2> matrixmul::ap_const_lv2_0 = "00";
const sc_lv<4> matrixmul::ap_const_lv4_9 = "1001";
const sc_lv<4> matrixmul::ap_const_lv4_1 = "1";
const sc_lv<2> matrixmul::ap_const_lv2_3 = "11";
const sc_lv<2> matrixmul::ap_const_lv2_1 = "1";
const sc_lv<32> matrixmul::ap_const_lv32_8 = "1000";
const sc_lv<32> matrixmul::ap_const_lv32_F = "1111";
const sc_lv<32> matrixmul::ap_const_lv32_10 = "10000";
const sc_lv<32> matrixmul::ap_const_lv32_17 = "10111";
const sc_lv<32> matrixmul::ap_const_lv32_2 = "10";

matrixmul::matrixmul(sc_module_name name) : sc_module(name), mVcdFile(0) {
    matrixmul_mac_muladd_8s_8s_16s_16_1_U1 = new matrixmul_mac_muladd_8s_8s_16s_16_1<1,1,8,8,16,16>("matrixmul_mac_muladd_8s_8s_16s_16_1_U1");
    matrixmul_mac_muladd_8s_8s_16s_16_1_U1->din0(grp_fu_304_p0);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U1->din1(grp_fu_304_p1);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U1->din2(grp_fu_304_p2);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U1->dout(grp_fu_304_p3);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U2 = new matrixmul_mac_muladd_8s_8s_16s_16_1<1,1,8,8,16,16>("matrixmul_mac_muladd_8s_8s_16s_16_1_U2");
    matrixmul_mac_muladd_8s_8s_16s_16_1_U2->din0(grp_fu_312_p0);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U2->din1(grp_fu_312_p1);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U2->din2(grp_fu_312_p2);
    matrixmul_mac_muladd_8s_8s_16s_16_1_U2->dout(grp_fu_312_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_a_address0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( tmp_fu_170_p1 );

    SC_METHOD(thread_a_ce0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_sig_cseq_ST_st5_fsm_2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_st1_fsm_0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sig_cseq_ST_st5_fsm_2 );

    SC_METHOD(thread_ap_sig_bdd_19);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_244);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_58);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg0_fsm_1);
    sensitive << ( ap_sig_bdd_58 );

    SC_METHOD(thread_ap_sig_cseq_ST_st1_fsm_0);
    sensitive << ( ap_sig_bdd_19 );

    SC_METHOD(thread_ap_sig_cseq_ST_st5_fsm_2);
    sensitive << ( ap_sig_bdd_244 );

    SC_METHOD(thread_b_address0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( tmp_2_fu_175_p1 );

    SC_METHOD(thread_b_ce0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );

    SC_METHOD(thread_exitcond_flatten_fu_130_p2);
    sensitive << ( indvar_flatten_reg_96 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );

    SC_METHOD(thread_exitcond_fu_142_p2);
    sensitive << ( j_reg_118 );
    sensitive << ( exitcond_flatten_fu_130_p2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );

    SC_METHOD(thread_grp_fu_304_p0);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1 );
    sensitive << ( tmp_9_reg_356 );

    SC_METHOD(thread_grp_fu_304_p1);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1 );
    sensitive << ( tmp_8_reg_361 );

    SC_METHOD(thread_grp_fu_304_p2);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1 );
    sensitive << ( tmp1_reg_366 );

    SC_METHOD(thread_grp_fu_312_p0);
    sensitive << ( exitcond_flatten_reg_320 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( tmp_10_fu_228_p4 );

    SC_METHOD(thread_grp_fu_312_p1);
    sensitive << ( exitcond_flatten_reg_320 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( tmp_11_fu_242_p4 );

    SC_METHOD(thread_grp_fu_312_p2);
    sensitive << ( exitcond_flatten_reg_320 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( tmp_7_fu_202_p0 );
    sensitive << ( tmp_7_fu_202_p1 );

    SC_METHOD(thread_i_mid2_fu_162_p3);
    sensitive << ( i_phi_fu_111_p4 );
    sensitive << ( exitcond_fu_142_p2 );
    sensitive << ( i_s_fu_156_p2 );

    SC_METHOD(thread_i_phi_fu_111_p4);
    sensitive << ( i_reg_107 );
    sensitive << ( exitcond_flatten_reg_320 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( i_mid2_reg_334 );

    SC_METHOD(thread_i_s_fu_156_p2);
    sensitive << ( i_phi_fu_111_p4 );

    SC_METHOD(thread_indvar_flatten_next_fu_136_p2);
    sensitive << ( indvar_flatten_reg_96 );

    SC_METHOD(thread_j_1_fu_180_p2);
    sensitive << ( j_mid2_fu_148_p3 );

    SC_METHOD(thread_j_mid2_fu_148_p3);
    sensitive << ( j_reg_118 );
    sensitive << ( exitcond_fu_142_p2 );

    SC_METHOD(thread_p_addr1_cast_fu_289_p1);
    sensitive << ( p_addr1_fu_283_p2 );

    SC_METHOD(thread_p_addr1_fu_283_p2);
    sensitive << ( tmp_2_trn_cast_fu_259_p1 );
    sensitive << ( p_addr_cast_fu_279_p1 );

    SC_METHOD(thread_p_addr_cast_fu_279_p1);
    sensitive << ( p_addr_fu_273_p2 );

    SC_METHOD(thread_p_addr_fu_273_p2);
    sensitive << ( p_shl_cast_fu_269_p1 );
    sensitive << ( tmp_trn_cast_fu_256_p1 );

    SC_METHOD(thread_p_shl_cast_fu_269_p1);
    sensitive << ( tmp_1_fu_262_p3 );

    SC_METHOD(thread_res_address0);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( tmp_5_fu_293_p1 );

    SC_METHOD(thread_res_ce0);
    sensitive << ( ap_reg_ppiten_pp0_it2 );

    SC_METHOD(thread_res_d0);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( grp_fu_304_p3 );

    SC_METHOD(thread_res_we0);
    sensitive << ( ap_reg_ppiten_pp0_it2 );
    sensitive << ( ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1 );

    SC_METHOD(thread_tmp_10_fu_228_p4);
    sensitive << ( a_q0 );

    SC_METHOD(thread_tmp_11_fu_242_p4);
    sensitive << ( b_q0 );

    SC_METHOD(thread_tmp_12_fu_194_p1);
    sensitive << ( b_q0 );

    SC_METHOD(thread_tmp_1_fu_262_p3);
    sensitive << ( ap_reg_ppstg_i_mid2_reg_334_pp0_it1 );

    SC_METHOD(thread_tmp_2_fu_175_p1);
    sensitive << ( j_mid2_fu_148_p3 );

    SC_METHOD(thread_tmp_2_trn_cast_fu_259_p1);
    sensitive << ( ap_reg_ppstg_j_mid2_reg_329_pp0_it1 );

    SC_METHOD(thread_tmp_5_fu_293_p1);
    sensitive << ( p_addr1_cast_fu_289_p1 );

    SC_METHOD(thread_tmp_6_fu_186_p1);
    sensitive << ( a_q0 );

    SC_METHOD(thread_tmp_7_fu_202_p0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( tmp_6_fu_186_p1 );

    SC_METHOD(thread_tmp_7_fu_202_p1);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( tmp_12_fu_194_p1 );

    SC_METHOD(thread_tmp_fu_170_p1);
    sensitive << ( i_mid2_fu_162_p3 );

    SC_METHOD(thread_tmp_trn_cast_fu_256_p1);
    sensitive << ( ap_reg_ppstg_i_mid2_reg_334_pp0_it1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( exitcond_flatten_fu_130_p2 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_reg_ppiten_pp0_it2 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    ap_CS_fsm = "001";
    ap_reg_ppiten_pp0_it0 = SC_LOGIC_0;
    ap_reg_ppiten_pp0_it1 = SC_LOGIC_0;
    ap_reg_ppiten_pp0_it2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "matrixmul_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, a_address0, "(port)a_address0");
    sc_trace(mVcdFile, a_ce0, "(port)a_ce0");
    sc_trace(mVcdFile, a_q0, "(port)a_q0");
    sc_trace(mVcdFile, b_address0, "(port)b_address0");
    sc_trace(mVcdFile, b_ce0, "(port)b_ce0");
    sc_trace(mVcdFile, b_q0, "(port)b_q0");
    sc_trace(mVcdFile, res_address0, "(port)res_address0");
    sc_trace(mVcdFile, res_ce0, "(port)res_ce0");
    sc_trace(mVcdFile, res_we0, "(port)res_we0");
    sc_trace(mVcdFile, res_d0, "(port)res_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st1_fsm_0, "ap_sig_cseq_ST_st1_fsm_0");
    sc_trace(mVcdFile, ap_sig_bdd_19, "ap_sig_bdd_19");
    sc_trace(mVcdFile, indvar_flatten_reg_96, "indvar_flatten_reg_96");
    sc_trace(mVcdFile, i_reg_107, "i_reg_107");
    sc_trace(mVcdFile, j_reg_118, "j_reg_118");
    sc_trace(mVcdFile, exitcond_flatten_fu_130_p2, "exitcond_flatten_fu_130_p2");
    sc_trace(mVcdFile, exitcond_flatten_reg_320, "exitcond_flatten_reg_320");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg0_fsm_1, "ap_sig_cseq_ST_pp0_stg0_fsm_1");
    sc_trace(mVcdFile, ap_sig_bdd_58, "ap_sig_bdd_58");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it0, "ap_reg_ppiten_pp0_it0");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it1, "ap_reg_ppiten_pp0_it1");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it2, "ap_reg_ppiten_pp0_it2");
    sc_trace(mVcdFile, ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1, "ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1");
    sc_trace(mVcdFile, indvar_flatten_next_fu_136_p2, "indvar_flatten_next_fu_136_p2");
    sc_trace(mVcdFile, j_mid2_fu_148_p3, "j_mid2_fu_148_p3");
    sc_trace(mVcdFile, j_mid2_reg_329, "j_mid2_reg_329");
    sc_trace(mVcdFile, ap_reg_ppstg_j_mid2_reg_329_pp0_it1, "ap_reg_ppstg_j_mid2_reg_329_pp0_it1");
    sc_trace(mVcdFile, i_mid2_fu_162_p3, "i_mid2_fu_162_p3");
    sc_trace(mVcdFile, i_mid2_reg_334, "i_mid2_reg_334");
    sc_trace(mVcdFile, ap_reg_ppstg_i_mid2_reg_334_pp0_it1, "ap_reg_ppstg_i_mid2_reg_334_pp0_it1");
    sc_trace(mVcdFile, j_1_fu_180_p2, "j_1_fu_180_p2");
    sc_trace(mVcdFile, tmp_9_reg_356, "tmp_9_reg_356");
    sc_trace(mVcdFile, tmp_8_reg_361, "tmp_8_reg_361");
    sc_trace(mVcdFile, grp_fu_312_p3, "grp_fu_312_p3");
    sc_trace(mVcdFile, tmp1_reg_366, "tmp1_reg_366");
    sc_trace(mVcdFile, i_phi_fu_111_p4, "i_phi_fu_111_p4");
    sc_trace(mVcdFile, tmp_fu_170_p1, "tmp_fu_170_p1");
    sc_trace(mVcdFile, tmp_2_fu_175_p1, "tmp_2_fu_175_p1");
    sc_trace(mVcdFile, tmp_5_fu_293_p1, "tmp_5_fu_293_p1");
    sc_trace(mVcdFile, grp_fu_304_p3, "grp_fu_304_p3");
    sc_trace(mVcdFile, exitcond_fu_142_p2, "exitcond_fu_142_p2");
    sc_trace(mVcdFile, i_s_fu_156_p2, "i_s_fu_156_p2");
    sc_trace(mVcdFile, tmp_6_fu_186_p1, "tmp_6_fu_186_p1");
    sc_trace(mVcdFile, tmp_12_fu_194_p1, "tmp_12_fu_194_p1");
    sc_trace(mVcdFile, tmp_7_fu_202_p0, "tmp_7_fu_202_p0");
    sc_trace(mVcdFile, tmp_7_fu_202_p1, "tmp_7_fu_202_p1");
    sc_trace(mVcdFile, tmp_10_fu_228_p4, "tmp_10_fu_228_p4");
    sc_trace(mVcdFile, tmp_11_fu_242_p4, "tmp_11_fu_242_p4");
    sc_trace(mVcdFile, tmp_1_fu_262_p3, "tmp_1_fu_262_p3");
    sc_trace(mVcdFile, p_shl_cast_fu_269_p1, "p_shl_cast_fu_269_p1");
    sc_trace(mVcdFile, tmp_trn_cast_fu_256_p1, "tmp_trn_cast_fu_256_p1");
    sc_trace(mVcdFile, p_addr_fu_273_p2, "p_addr_fu_273_p2");
    sc_trace(mVcdFile, tmp_2_trn_cast_fu_259_p1, "tmp_2_trn_cast_fu_259_p1");
    sc_trace(mVcdFile, p_addr_cast_fu_279_p1, "p_addr_cast_fu_279_p1");
    sc_trace(mVcdFile, p_addr1_fu_283_p2, "p_addr1_fu_283_p2");
    sc_trace(mVcdFile, p_addr1_cast_fu_289_p1, "p_addr1_cast_fu_289_p1");
    sc_trace(mVcdFile, grp_fu_304_p0, "grp_fu_304_p0");
    sc_trace(mVcdFile, grp_fu_304_p1, "grp_fu_304_p1");
    sc_trace(mVcdFile, grp_fu_304_p2, "grp_fu_304_p2");
    sc_trace(mVcdFile, grp_fu_312_p0, "grp_fu_312_p0");
    sc_trace(mVcdFile, grp_fu_312_p1, "grp_fu_312_p1");
    sc_trace(mVcdFile, grp_fu_312_p2, "grp_fu_312_p2");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st5_fsm_2, "ap_sig_cseq_ST_st5_fsm_2");
    sc_trace(mVcdFile, ap_sig_bdd_244, "ap_sig_bdd_244");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("matrixmul.hdltvin.dat");
    mHdltvoutHandle.open("matrixmul.hdltvout.dat");
}

matrixmul::~matrixmul() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete matrixmul_mac_muladd_8s_8s_16s_16_1_U1;
    delete matrixmul_mac_muladd_8s_8s_16s_16_1_U2;
}

void matrixmul::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_st1_fsm_0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
             !esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
            ap_reg_ppiten_pp0_it0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_reg_ppiten_pp0_it0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
             esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
            ap_reg_ppiten_pp0_it1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                     !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
                     !esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0)))) {
            ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_true, ap_true)) {
            ap_reg_ppiten_pp0_it2 = ap_reg_ppiten_pp0_it1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_reg_ppiten_pp0_it2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_320.read(), ap_const_lv1_0))) {
        i_reg_107 = i_mid2_reg_334.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        i_reg_107 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_96 = indvar_flatten_next_fu_136_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        indvar_flatten_reg_96 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
        j_reg_118 = j_1_fu_180_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        j_reg_118 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read())) {
        ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1 = exitcond_flatten_reg_320.read();
        ap_reg_ppstg_i_mid2_reg_334_pp0_it1 = i_mid2_reg_334.read();
        ap_reg_ppstg_j_mid2_reg_329_pp0_it1 = j_mid2_reg_329.read();
        exitcond_flatten_reg_320 = exitcond_flatten_fu_130_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
        i_mid2_reg_334 = i_mid2_fu_162_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0))) {
        j_mid2_reg_329 = j_mid2_fu_148_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_320.read(), ap_const_lv1_0))) {
        tmp1_reg_366 = grp_fu_312_p3.read();
        tmp_8_reg_361 = b_q0.read().range(15, 8);
        tmp_9_reg_356 = a_q0.read().range(15, 8);
    }
}

void matrixmul::thread_a_address0() {
    a_address0 =  (sc_lv<2>) (tmp_fu_170_p1.read());
}

void matrixmul::thread_a_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        a_ce0 = ap_const_logic_1;
    } else {
        a_ce0 = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st5_fsm_2.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_idle() {
    if ((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st5_fsm_2.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_sig_bdd_19() {
    ap_sig_bdd_19 = esl_seteq<1,1,1>(ap_CS_fsm.read().range(0, 0), ap_const_lv1_1);
}

void matrixmul::thread_ap_sig_bdd_244() {
    ap_sig_bdd_244 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(2, 2));
}

void matrixmul::thread_ap_sig_bdd_58() {
    ap_sig_bdd_58 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(1, 1));
}

void matrixmul::thread_ap_sig_cseq_ST_pp0_stg0_fsm_1() {
    if (ap_sig_bdd_58.read()) {
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_sig_cseq_ST_st1_fsm_0() {
    if (ap_sig_bdd_19.read()) {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    }
}

void matrixmul::thread_ap_sig_cseq_ST_st5_fsm_2() {
    if (ap_sig_bdd_244.read()) {
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_0;
    }
}

void matrixmul::thread_b_address0() {
    b_address0 =  (sc_lv<2>) (tmp_2_fu_175_p1.read());
}

void matrixmul::thread_b_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        b_ce0 = ap_const_logic_1;
    } else {
        b_ce0 = ap_const_logic_0;
    }
}

void matrixmul::thread_exitcond_flatten_fu_130_p2() {
    exitcond_flatten_fu_130_p2 = (!indvar_flatten_reg_96.read().is_01() || !ap_const_lv4_9.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_96.read() == ap_const_lv4_9);
}

void matrixmul::thread_exitcond_fu_142_p2() {
    exitcond_fu_142_p2 = (!j_reg_118.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_118.read() == ap_const_lv2_3);
}

void matrixmul::thread_grp_fu_304_p0() {
    grp_fu_304_p0 = tmp_9_reg_356.read();
}

void matrixmul::thread_grp_fu_304_p1() {
    grp_fu_304_p1 = tmp_8_reg_361.read();
}

void matrixmul::thread_grp_fu_304_p2() {
    grp_fu_304_p2 = tmp1_reg_366.read();
}

void matrixmul::thread_grp_fu_312_p0() {
    grp_fu_312_p0 = tmp_10_fu_228_p4.read();
}

void matrixmul::thread_grp_fu_312_p1() {
    grp_fu_312_p1 = tmp_11_fu_242_p4.read();
}

void matrixmul::thread_grp_fu_312_p2() {
    grp_fu_312_p2 = (!tmp_7_fu_202_p0.read().is_01() || !tmp_7_fu_202_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_7_fu_202_p0.read()) * sc_bigint<8>(tmp_7_fu_202_p1.read());
}

void matrixmul::thread_i_mid2_fu_162_p3() {
    i_mid2_fu_162_p3 = (!exitcond_fu_142_p2.read()[0].is_01())? sc_lv<2>(): ((exitcond_fu_142_p2.read()[0].to_bool())? i_s_fu_156_p2.read(): i_phi_fu_111_p4.read());
}

void matrixmul::thread_i_phi_fu_111_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_320.read(), ap_const_lv1_0))) {
        i_phi_fu_111_p4 = i_mid2_reg_334.read();
    } else {
        i_phi_fu_111_p4 = i_reg_107.read();
    }
}

void matrixmul::thread_i_s_fu_156_p2() {
    i_s_fu_156_p2 = (!ap_const_lv2_1.is_01() || !i_phi_fu_111_p4.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(i_phi_fu_111_p4.read()));
}

void matrixmul::thread_indvar_flatten_next_fu_136_p2() {
    indvar_flatten_next_fu_136_p2 = (!indvar_flatten_reg_96.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(indvar_flatten_reg_96.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void matrixmul::thread_j_1_fu_180_p2() {
    j_1_fu_180_p2 = (!ap_const_lv2_1.is_01() || !j_mid2_fu_148_p3.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(j_mid2_fu_148_p3.read()));
}

void matrixmul::thread_j_mid2_fu_148_p3() {
    j_mid2_fu_148_p3 = (!exitcond_fu_142_p2.read()[0].is_01())? sc_lv<2>(): ((exitcond_fu_142_p2.read()[0].to_bool())? ap_const_lv2_0: j_reg_118.read());
}

void matrixmul::thread_p_addr1_cast_fu_289_p1() {
    p_addr1_cast_fu_289_p1 = esl_sext<32,6>(p_addr1_fu_283_p2.read());
}

void matrixmul::thread_p_addr1_fu_283_p2() {
    p_addr1_fu_283_p2 = (!tmp_2_trn_cast_fu_259_p1.read().is_01() || !p_addr_cast_fu_279_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(tmp_2_trn_cast_fu_259_p1.read()) + sc_bigint<6>(p_addr_cast_fu_279_p1.read()));
}

void matrixmul::thread_p_addr_cast_fu_279_p1() {
    p_addr_cast_fu_279_p1 = esl_sext<6,5>(p_addr_fu_273_p2.read());
}

void matrixmul::thread_p_addr_fu_273_p2() {
    p_addr_fu_273_p2 = (!p_shl_cast_fu_269_p1.read().is_01() || !tmp_trn_cast_fu_256_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl_cast_fu_269_p1.read()) - sc_biguint<5>(tmp_trn_cast_fu_256_p1.read()));
}

void matrixmul::thread_p_shl_cast_fu_269_p1() {
    p_shl_cast_fu_269_p1 = esl_zext<5,4>(tmp_1_fu_262_p3.read());
}

void matrixmul::thread_res_address0() {
    res_address0 =  (sc_lv<4>) (tmp_5_fu_293_p1.read());
}

void matrixmul::thread_res_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it2.read())) {
        res_ce0 = ap_const_logic_1;
    } else {
        res_ce0 = ap_const_logic_0;
    }
}

void matrixmul::thread_res_d0() {
    res_d0 = grp_fu_304_p3.read();
}

void matrixmul::thread_res_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it2.read()) && 
          esl_seteq<1,1,1>(ap_reg_ppstg_exitcond_flatten_reg_320_pp0_it1.read(), ap_const_lv1_0)))) {
        res_we0 = ap_const_logic_1;
    } else {
        res_we0 = ap_const_logic_0;
    }
}

void matrixmul::thread_tmp_10_fu_228_p4() {
    tmp_10_fu_228_p4 = a_q0.read().range(23, 16);
}

void matrixmul::thread_tmp_11_fu_242_p4() {
    tmp_11_fu_242_p4 = b_q0.read().range(23, 16);
}

void matrixmul::thread_tmp_12_fu_194_p1() {
    tmp_12_fu_194_p1 = b_q0.read().range(8-1, 0);
}

void matrixmul::thread_tmp_1_fu_262_p3() {
    tmp_1_fu_262_p3 = esl_concat<2,2>(ap_reg_ppstg_i_mid2_reg_334_pp0_it1.read(), ap_const_lv2_0);
}

void matrixmul::thread_tmp_2_fu_175_p1() {
    tmp_2_fu_175_p1 = esl_zext<64,2>(j_mid2_fu_148_p3.read());
}

void matrixmul::thread_tmp_2_trn_cast_fu_259_p1() {
    tmp_2_trn_cast_fu_259_p1 = esl_zext<6,2>(ap_reg_ppstg_j_mid2_reg_329_pp0_it1.read());
}

void matrixmul::thread_tmp_5_fu_293_p1() {
    tmp_5_fu_293_p1 = esl_zext<64,32>(p_addr1_cast_fu_289_p1.read());
}

void matrixmul::thread_tmp_6_fu_186_p1() {
    tmp_6_fu_186_p1 = a_q0.read().range(8-1, 0);
}

void matrixmul::thread_tmp_7_fu_202_p0() {
    tmp_7_fu_202_p0 = tmp_6_fu_186_p1.read();
}

void matrixmul::thread_tmp_7_fu_202_p1() {
    tmp_7_fu_202_p1 = tmp_12_fu_194_p1.read();
}

void matrixmul::thread_tmp_fu_170_p1() {
    tmp_fu_170_p1 = esl_zext<64,2>(i_mid2_fu_162_p3.read());
}

void matrixmul::thread_tmp_trn_cast_fu_256_p1() {
    tmp_trn_cast_fu_256_p1 = esl_zext<5,2>(ap_reg_ppstg_i_mid2_reg_334_pp0_it1.read());
}

void matrixmul::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it2.read()) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && !esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && !esl_seteq<1,1,1>(exitcond_flatten_fu_130_p2.read(), ap_const_lv1_0) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()))) {
                ap_NS_fsm = ap_ST_st5_fsm_2;
            } else {
                ap_NS_fsm = ap_ST_st5_fsm_2;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

void matrixmul::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_address0\" :  \"" << a_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_ce0\" :  \"" << a_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_q0\" :  \"" << a_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_address0\" :  \"" << b_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_ce0\" :  \"" << b_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_q0\" :  \"" << b_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_address0\" :  \"" << res_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_ce0\" :  \"" << res_ce0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_we0\" :  \"" << res_we0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_d0\" :  \"" << res_d0.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

