--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_VGA.ucf -ucf constraint_switch.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "instance_name/CLK0_BUF" derived 
from  NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle 
corrected to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 787 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.041ns.
--------------------------------------------------------------------------------

Paths for end point num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.ADDRA13), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X14Y9.G4       net (fanout=6)        1.758   controller/Hcounter<9>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X9Y1.G1        net (fanout=3)        0.270   N4
    SLICE_X9Y1.Y         Tilo                  0.648   NumAddr<9>
                                                       Num_Gen/NumData_10_mux00002
    RAMB16_X0Y1.ADDRA13  net (fanout=1)        1.934   NumAddr<10>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.971ns (3.657ns logic, 5.314ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X14Y9.G1       net (fanout=6)        1.458   controller/Hcounter<8>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X9Y1.G1        net (fanout=3)        0.270   N4
    SLICE_X9Y1.Y         Tilo                  0.648   NumAddr<9>
                                                       Num_Gen/NumData_10_mux00002
    RAMB16_X0Y1.ADDRA13  net (fanout=1)        1.934   NumAddr<10>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (3.702ns logic, 5.014ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_6 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.389 - 0.485)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_6 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   controller/Vcounter<7>
                                                       controller/Vcounter_6
    SLICE_X13Y9.G2       net (fanout=4)        1.156   controller/Vcounter<6>
    SLICE_X13Y9.Y        Tilo                  0.648   N6
                                                       Num_Gen/NumData_10_mux00001124
    SLICE_X13Y9.F1       net (fanout=1)        0.760   Num_Gen/NumData_10_mux00001124/O
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X9Y1.G1        net (fanout=3)        0.270   N4
    SLICE_X9Y1.Y         Tilo                  0.648   NumAddr<9>
                                                       Num_Gen/NumData_10_mux00002
    RAMB16_X0Y1.ADDRA13  net (fanout=1)        1.934   NumAddr<10>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.685ns (3.643ns logic, 5.042ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.ADDRA10), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X14Y9.G4       net (fanout=6)        1.758   controller/Hcounter<9>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X9Y3.G4        net (fanout=4)        0.592   N6
    SLICE_X9Y3.Y         Tilo                  0.648   NumAddr<6>
                                                       Num_Gen/NumData_0_mux000021
    SLICE_X14Y2.G1       net (fanout=6)        1.111   N8
    SLICE_X14Y2.Y        Tilo                  0.707   NumAddr<2>
                                                       Num_Gen/NumData_7_mux00001
    RAMB16_X0Y1.ADDRA10  net (fanout=1)        1.253   NumAddr<7>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.801ns (3.657ns logic, 5.144ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.546ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X14Y9.G1       net (fanout=6)        1.458   controller/Hcounter<8>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X9Y3.G4        net (fanout=4)        0.592   N6
    SLICE_X9Y3.Y         Tilo                  0.648   NumAddr<6>
                                                       Num_Gen/NumData_0_mux000021
    SLICE_X14Y2.G1       net (fanout=6)        1.111   N8
    SLICE_X14Y2.Y        Tilo                  0.707   NumAddr<2>
                                                       Num_Gen/NumData_7_mux00001
    RAMB16_X0Y1.ADDRA10  net (fanout=1)        1.253   NumAddr<7>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.546ns (3.702ns logic, 4.844ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_6 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.389 - 0.485)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_6 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   controller/Vcounter<7>
                                                       controller/Vcounter_6
    SLICE_X13Y9.G2       net (fanout=4)        1.156   controller/Vcounter<6>
    SLICE_X13Y9.Y        Tilo                  0.648   N6
                                                       Num_Gen/NumData_10_mux00001124
    SLICE_X13Y9.F1       net (fanout=1)        0.760   Num_Gen/NumData_10_mux00001124/O
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X9Y3.G4        net (fanout=4)        0.592   N6
    SLICE_X9Y3.Y         Tilo                  0.648   NumAddr<6>
                                                       Num_Gen/NumData_0_mux000021
    SLICE_X14Y2.G1       net (fanout=6)        1.111   N8
    SLICE_X14Y2.Y        Tilo                  0.707   NumAddr<2>
                                                       Num_Gen/NumData_7_mux00001
    RAMB16_X0Y1.ADDRA10  net (fanout=1)        1.253   NumAddr<7>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (3.643ns logic, 4.872ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.ADDRA11), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X14Y9.G4       net (fanout=6)        1.758   controller/Hcounter<9>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X8Y0.F4        net (fanout=3)        0.144   N4
    SLICE_X8Y0.X         Tilo                  0.692   NumAddr<8>
                                                       Num_Gen/NumData_8_mux00001
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.647   NumAddr<8>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.602ns (3.701ns logic, 4.901ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.195 - 0.265)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X14Y9.G1       net (fanout=6)        1.458   controller/Hcounter<8>
    SLICE_X14Y9.Y        Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.F2       net (fanout=1)        0.430   Num_Gen/NumData_10_mux00001111
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X8Y0.F4        net (fanout=3)        0.144   N4
    SLICE_X8Y0.X         Tilo                  0.692   NumAddr<8>
                                                       Num_Gen/NumData_8_mux00001
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.647   NumAddr<8>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (3.746ns logic, 4.601ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_6 (FF)
  Destination:          num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.316ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.389 - 0.485)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_6 to num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   controller/Vcounter<7>
                                                       controller/Vcounter_6
    SLICE_X13Y9.G2       net (fanout=4)        1.156   controller/Vcounter<6>
    SLICE_X13Y9.Y        Tilo                  0.648   N6
                                                       Num_Gen/NumData_10_mux00001124
    SLICE_X13Y9.F1       net (fanout=1)        0.760   Num_Gen/NumData_10_mux00001124/O
    SLICE_X13Y9.X        Tilo                  0.643   N6
                                                       Num_Gen/NumData_10_mux00001157
    SLICE_X8Y0.G4        net (fanout=4)        0.922   N6
    SLICE_X8Y0.Y         Tilo                  0.707   NumAddr<8>
                                                       Num_Gen/NumData_10_mux00001
    SLICE_X8Y0.F4        net (fanout=3)        0.144   N4
    SLICE_X8Y0.X         Tilo                  0.692   NumAddr<8>
                                                       Num_Gen/NumData_8_mux00001
    RAMB16_X0Y1.ADDRA11  net (fanout=1)        1.647   NumAddr<8>
    RAMB16_X0Y1.CLKA     Trcck_ADDRA           0.321   num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (3.687ns logic, 4.629ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X16Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.267 - 0.294)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.XQ      Tcko                  0.473   count<20>
                                                       count_20
    SLICE_X16Y31.BY      net (fanout=2)        0.376   count<20>
    SLICE_X16Y31.CLK     Tckdi       (-Th)    -0.173   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.646ns logic, 0.376ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point controller/Vcounter_0 (SLICE_X12Y8.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Vcounter_9 (FF)
  Destination:          controller/Vcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.016 - 0.009)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Vcounter_9 to controller/Vcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.XQ      Tcko                  0.473   controller/Vcounter<9>
                                                       controller/Vcounter_9
    SLICE_X12Y8.F2       net (fanout=13)       0.508   controller/Vcounter<9>
    SLICE_X12Y8.CLK      Tckf        (-Th)    -0.505   controller/Vcounter<0>
                                                       controller/Vcounter_next<0>2
                                                       controller/Vcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.978ns logic, 0.508ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point controller/Vsync (SLICE_X12Y9.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Vcounter_2 (FF)
  Destination:          controller/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.251 - 0.222)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Vcounter_2 to controller/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.YQ       Tcko                  0.541   controller/Vcounter<3>
                                                       controller/Vcounter_2
    SLICE_X12Y9.G1       net (fanout=4)        0.486   controller/Vcounter<2>
    SLICE_X12Y9.CLK      Tckg        (-Th)    -0.517   controller/Vsync
                                                       controller/Vsync_next27
                                                       controller/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (1.058ns logic, 0.486ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: instance_name/DCM_SP_INST/CLK0
  Logical resource: instance_name/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: instance_name/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: num_bank/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: PixClk
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: controller/Vcounter<0>/CLK
  Logical resource: controller/Vcounter_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: PixClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for instance_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|instance_name/CLKIN_IBUFG      |     40.000ns|     10.000ns|      9.041ns|            0|            0|            0|          787|
| instance_name/CLK0_BUF        |     40.000ns|      9.041ns|          N/A|            0|            0|          787|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.041|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 787 paths, 0 nets, and 253 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 14 07:54:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



