

================================================================
== Vitis HLS Report for 'apply_weight_updates_Pipeline_VITIS_LOOP_167_1'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.906 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_1  |        ?|        ?|         7|          4|          2|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln184_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln184"   --->   Operation 10 'read' 'sext_ln184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln184_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln184_1"   --->   Operation 11 'read' 'sext_ln184_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%and_ln177_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln177"   --->   Operation 12 'read' 'and_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln189_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln189"   --->   Operation 13 'read' 'sext_ln189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln184_cast = sext i16 %sext_ln184_read"   --->   Operation 14 'sext' 'sext_ln184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln189_cast = sext i16 %sext_ln189_read"   --->   Operation 15 'sext' 'sext_ln189_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln184_1_cast = sext i10 %sext_ln184_1_read"   --->   Operation 16 'sext' 'sext_ln184_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln167 = br void %while.cond" [src/snn_top_hls.cpp:167]   --->   Operation 30 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1" [src/snn_top_hls.cpp:167]   --->   Operation 31 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp, void %while.end.exitStub, void %while.body" [src/snn_top_hls.cpp:167]   --->   Operation 32 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln177 = br i1 %and_ln177_read, void %if.end_ifconv, void %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv" [src/snn_top_hls.cpp:177]   --->   Operation 33 'br' 'br_ln177' <Predicate = (tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 34 [1/1] ( I:3.56ns O:3.56ns )   --->   "%weight_update_fifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo" [src/snn_top_hls.cpp:170]   --->   Operation 34 'read' 'weight_update_fifo_read' <Predicate = (tmp)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%update_delta = partselect i16 @_ssdm_op_PartSelect.i16.i64.i64, i64 %weight_update_fifo_read, i64 16" [src/snn_top_hls.cpp:170]   --->   Operation 35 'partselect' 'update_delta' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i64 %weight_update_fifo_read" [src/snn_top_hls.cpp:173]   --->   Operation 36 'trunc' 'trunc_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%update_post_id_cast = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %weight_update_fifo_read, i32 8, i32 10" [src/snn_top_hls.cpp:173]   --->   Operation 37 'partselect' 'update_post_id_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%update_post_id_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %weight_update_fifo_read, i32 8, i32 9" [src/snn_top_hls.cpp:173]   --->   Operation 38 'partselect' 'update_post_id_cast2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %weight_update_fifo_read, i32 10, i32 15" [src/snn_top_hls.cpp:173]   --->   Operation 39 'partselect' 'lshr_ln3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln173_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %weight_update_fifo_read, i32 11, i32 15" [src/snn_top_hls.cpp:173]   --->   Operation 40 'partselect' 'lshr_ln173_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_update_fifo_read, i32 16, i32 23" [src/snn_top_hls.cpp:180]   --->   Operation 41 'partselect' 'tmp_111' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_111, i8 0" [src/snn_top_hls.cpp:180]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i16 %shl_ln" [src/snn_top_hls.cpp:180]   --->   Operation 43 'sext' 'sext_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln183)   --->   "%mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast" [src/snn_top_hls.cpp:184]   --->   Operation 44 'mul' 'mul_ln184' <Predicate = (tmp & and_ln177_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln173, i3 0" [src/snn_top_hls.cpp:173]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln173, i4 0" [src/snn_top_hls.cpp:183]   --->   Operation 46 'bitconcatenate' 'tmp_110' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i6 %lshr_ln3" [src/snn_top_hls.cpp:183]   --->   Operation 47 'zext' 'zext_ln183' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln183_1 = add i10 %tmp_110, i10 %zext_ln183" [src/snn_top_hls.cpp:183]   --->   Operation 48 'add' 'add_ln183_1' <Predicate = (tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i10 %add_ln183_1" [src/snn_top_hls.cpp:183]   --->   Operation 49 'zext' 'zext_ln183_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln183_1" [src/snn_top_hls.cpp:183]   --->   Operation 50 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln183_1" [src/snn_top_hls.cpp:183]   --->   Operation 51 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln183_1" [src/snn_top_hls.cpp:183]   --->   Operation 52 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln183_1" [src/snn_top_hls.cpp:183]   --->   Operation 53 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i5 %lshr_ln173_s" [src/snn_top_hls.cpp:173]   --->   Operation 54 'zext' 'zext_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln173 = add i9 %tmp_s, i9 %zext_ln173" [src/snn_top_hls.cpp:173]   --->   Operation 55 'add' 'add_ln173' <Predicate = (tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i16 %shl_ln" [src/snn_top_hls.cpp:180]   --->   Operation 56 'sext' 'sext_ln180_1' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (5.58ns)   --->   "%mul_ln180 = mul i26 %sext_ln180_1, i26 %sext_ln184_1_cast" [src/snn_top_hls.cpp:180]   --->   Operation 57 'mul' 'mul_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %mul_ln180, i32 16, i32 23" [src/snn_top_hls.cpp:180]   --->   Operation 58 'partselect' 'tmp_25_cast' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i26 %mul_ln180" [src/snn_top_hls.cpp:180]   --->   Operation 59 'trunc' 'trunc_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_3 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln183)   --->   "%mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast" [src/snn_top_hls.cpp:184]   --->   Operation 60 'mul' 'mul_ln184' <Predicate = (tmp & and_ln177_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:183]   --->   Operation 61 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:183]   --->   Operation 62 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:183]   --->   Operation 63 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:183]   --->   Operation 64 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln185 = br void %if.end_ifconv" [src/snn_top_hls.cpp:185]   --->   Operation 65 'br' 'br_ln185' <Predicate = (tmp & and_ln177_read)> <Delay = 1.58>
ST_3 : Operation 170 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i9 %add_ln173" [src/snn_top_hls.cpp:173]   --->   Operation 66 'zext' 'zext_ln173_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 67 'getelementptr' 'p_ZL13weight_memory_0_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 68 'getelementptr' 'p_ZL13weight_memory_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 69 'getelementptr' 'p_ZL13weight_memory_2_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 70 'getelementptr' 'p_ZL13weight_memory_3_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 71 'getelementptr' 'p_ZL13weight_memory_4_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 72 'getelementptr' 'p_ZL13weight_memory_5_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 73 'getelementptr' 'p_ZL13weight_memory_6_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln173_1" [src/snn_top_hls.cpp:173]   --->   Operation 74 'getelementptr' 'p_ZL13weight_memory_7_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:173]   --->   Operation 75 'load' 'p_ZL13weight_memory_0_load' <Predicate = (tmp & update_post_id_cast == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:173]   --->   Operation 76 'load' 'p_ZL13weight_memory_1_load' <Predicate = (tmp & update_post_id_cast == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:173]   --->   Operation 77 'load' 'p_ZL13weight_memory_2_load' <Predicate = (tmp & update_post_id_cast == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:173]   --->   Operation 78 'load' 'p_ZL13weight_memory_3_load' <Predicate = (tmp & update_post_id_cast == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:173]   --->   Operation 79 'load' 'p_ZL13weight_memory_4_load' <Predicate = (tmp & update_post_id_cast == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:173]   --->   Operation 80 'load' 'p_ZL13weight_memory_5_load' <Predicate = (tmp & update_post_id_cast == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:173]   --->   Operation 81 'load' 'p_ZL13weight_memory_6_load' <Predicate = (tmp & update_post_id_cast == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:173]   --->   Operation 82 'load' 'p_ZL13weight_memory_7_load' <Predicate = (tmp & update_post_id_cast == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node modulated_delta_1)   --->   "%sext_ln180_2 = sext i26 %mul_ln180" [src/snn_top_hls.cpp:180]   --->   Operation 83 'sext' 'sext_ln180_2' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node modulated_delta_1)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sext_ln180_2, i32 26" [src/snn_top_hls.cpp:180]   --->   Operation 84 'bitselect' 'tmp_108' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.07ns)   --->   "%icmp_ln180 = icmp_ne  i16 %trunc_ln180, i16 0" [src/snn_top_hls.cpp:180]   --->   Operation 85 'icmp' 'icmp_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.91ns)   --->   "%add_ln180 = add i8 %tmp_25_cast, i8 1" [src/snn_top_hls.cpp:180]   --->   Operation 86 'add' 'add_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node modulated_delta_1)   --->   "%select_ln180 = select i1 %icmp_ln180, i8 %add_ln180, i8 %tmp_25_cast" [src/snn_top_hls.cpp:180]   --->   Operation 87 'select' 'select_ln180' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%modulated_delta_1 = select i1 %tmp_108, i8 %select_ln180, i8 %tmp_25_cast" [src/snn_top_hls.cpp:180]   --->   Operation 88 'select' 'modulated_delta_1' <Predicate = (tmp & and_ln177_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i8 %modulated_delta_1" [src/snn_top_hls.cpp:176]   --->   Operation 89 'sext' 'sext_ln176' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_4 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln183)   --->   "%mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast" [src/snn_top_hls.cpp:184]   --->   Operation 90 'mul' 'mul_ln184' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:183]   --->   Operation 91 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 92 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:183]   --->   Operation 92 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 93 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:183]   --->   Operation 93 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 94 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:183]   --->   Operation 94 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = (tmp & and_ln177_read & update_post_id_cast2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_112 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %update_post_id_cast2" [src/snn_top_hls.cpp:183]   --->   Operation 95 'sparsemux' 'tmp_112' <Predicate = (tmp & and_ln177_read)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [src/snn_top_hls.cpp:183]   --->   Operation 96 'bitconcatenate' 'shl_ln3' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i24 %shl_ln3" [src/snn_top_hls.cpp:183]   --->   Operation 97 'sext' 'sext_ln183' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln183 = add i32 %sext_ln183, i32 %mul_ln184" [src/snn_top_hls.cpp:183]   --->   Operation 98 'add' 'add_ln183' <Predicate = (tmp & and_ln177_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%modulated_delta_2 = phi i16 %sext_ln176, void %V42.i.i22.i.i358.exit, i16 %update_delta, void %while.body"   --->   Operation 99 'phi' 'modulated_delta_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.65ns)   --->   "%switch_ln192 = switch i3 %update_post_id_cast, void %arrayidx32.case.7, i3 0, void %arrayidx32.case.0, i3 1, void %arrayidx32.case.1, i3 2, void %arrayidx32.case.2, i3 3, void %arrayidx32.case.3, i3 4, void %arrayidx32.case.4, i3 5, void %arrayidx32.case.5, i3 6, void %arrayidx32.case.6" [src/snn_top_hls.cpp:192]   --->   Operation 100 'switch' 'switch_ln192' <Predicate = (tmp)> <Delay = 1.65>

State 5 <SV = 4> <Delay = 7.90>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:168]   --->   Operation 101 'specpipeline' 'specpipeline_ln168' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/snn_top_hls.cpp:167]   --->   Operation 102 'specloopname' 'specloopname_ln167' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 103 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:173]   --->   Operation 103 'load' 'p_ZL13weight_memory_0_load' <Predicate = (tmp & update_post_id_cast == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:173]   --->   Operation 104 'load' 'p_ZL13weight_memory_1_load' <Predicate = (tmp & update_post_id_cast == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 105 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:173]   --->   Operation 105 'load' 'p_ZL13weight_memory_2_load' <Predicate = (tmp & update_post_id_cast == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 106 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:173]   --->   Operation 106 'load' 'p_ZL13weight_memory_3_load' <Predicate = (tmp & update_post_id_cast == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 107 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:173]   --->   Operation 107 'load' 'p_ZL13weight_memory_4_load' <Predicate = (tmp & update_post_id_cast == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 108 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:173]   --->   Operation 108 'load' 'p_ZL13weight_memory_5_load' <Predicate = (tmp & update_post_id_cast == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 109 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:173]   --->   Operation 109 'load' 'p_ZL13weight_memory_6_load' <Predicate = (tmp & update_post_id_cast == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 110 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:173]   --->   Operation 110 'load' 'p_ZL13weight_memory_7_load' <Predicate = (tmp & update_post_id_cast == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 111 [1/1] (2.30ns)   --->   "%current_weight = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %update_post_id_cast" [src/snn_top_hls.cpp:173]   --->   Operation 111 'sparsemux' 'current_weight' <Predicate = (tmp)> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln183 = add i32 %sext_ln183, i32 %mul_ln184" [src/snn_top_hls.cpp:183]   --->   Operation 112 'add' 'add_ln183' <Predicate = (tmp & and_ln177_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.55ns)   --->   "%icmp_ln183 = icmp_eq  i32 %add_ln183, i32 0" [src/snn_top_hls.cpp:183]   --->   Operation 113 'icmp' 'icmp_ln183' <Predicate = (tmp & and_ln177_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %if.end.i.i, void %if.then.i.i" [src/snn_top_hls.cpp:183]   --->   Operation 114 'br' 'br_ln183' <Predicate = (tmp & and_ln177_read)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.56ns)   --->   "%switch_ln183 = switch i2 %update_post_id_cast2, void %V42.i.i22.i.i358.case.39, i2 0, void %V42.i.i22.i.i358.case.06, i2 1, void %V42.i.i22.i.i358.case.17, i2 2, void %V42.i.i22.i.i358.case.28" [src/snn_top_hls.cpp:183]   --->   Operation 115 'switch' 'switch_ln183' <Predicate = (and_ln177_read & icmp_ln183)> <Delay = 1.56>
ST_5 : Operation 116 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:183]   --->   Operation 116 'store' 'store_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit5" [src/snn_top_hls.cpp:183]   --->   Operation 117 'br' 'br_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:183]   --->   Operation 118 'store' 'store_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit5" [src/snn_top_hls.cpp:183]   --->   Operation 119 'br' 'br_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 1)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:183]   --->   Operation 120 'store' 'store_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit5" [src/snn_top_hls.cpp:183]   --->   Operation 121 'br' 'br_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 0)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:183]   --->   Operation 122 'store' 'store_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit5" [src/snn_top_hls.cpp:183]   --->   Operation 123 'br' 'br_ln183' <Predicate = (and_ln177_read & icmp_ln183 & update_post_id_cast2 == 3)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln183 = br void %if.end.i.i" [src/snn_top_hls.cpp:183]   --->   Operation 124 'br' 'br_ln183' <Predicate = (and_ln177_read & icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln183, i32 8, i32 23" [src/snn_top_hls.cpp:183]   --->   Operation 125 'partselect' 'trunc_ln4' <Predicate = (and_ln177_read)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.56ns)   --->   "%switch_ln183 = switch i2 %update_post_id_cast2, void %V42.i.i22.i.i358.case.3, i2 0, void %V42.i.i22.i.i358.case.0, i2 1, void %V42.i.i22.i.i358.case.1, i2 2, void %V42.i.i22.i.i358.case.2" [src/snn_top_hls.cpp:183]   --->   Operation 126 'switch' 'switch_ln183' <Predicate = (and_ln177_read)> <Delay = 1.56>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i16 %modulated_delta_2" [src/snn_top_hls.cpp:189]   --->   Operation 127 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (5.58ns)   --->   "%mul_ln189 = mul i32 %sext_ln189_1, i32 %sext_ln189_cast" [src/snn_top_hls.cpp:189]   --->   Operation 128 'mul' 'mul_ln189' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_118_cast = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln189, i32 8, i32 23" [src/snn_top_hls.cpp:189]   --->   Operation 129 'partselect' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %mul_ln189" [src/snn_top_hls.cpp:189]   --->   Operation 130 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.97>
ST_6 : Operation 131 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:183]   --->   Operation 131 'store' 'store_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit" [src/snn_top_hls.cpp:183]   --->   Operation 132 'br' 'br_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 2)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:183]   --->   Operation 133 'store' 'store_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit" [src/snn_top_hls.cpp:183]   --->   Operation 134 'br' 'br_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 1)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:183]   --->   Operation 135 'store' 'store_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit" [src/snn_top_hls.cpp:183]   --->   Operation 136 'br' 'br_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 0)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:183]   --->   Operation 137 'store' 'store_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln183 = br void %V42.i.i22.i.i358.exit" [src/snn_top_hls.cpp:183]   --->   Operation 138 'br' 'br_ln183' <Predicate = (and_ln177_read & update_post_id_cast2 == 3)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node new_weight)   --->   "%sext_ln188 = sext i8 %current_weight" [src/snn_top_hls.cpp:188]   --->   Operation 139 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node new_weight)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln189, i32 31" [src/snn_top_hls.cpp:189]   --->   Operation 140 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%icmp_ln189 = icmp_ne  i8 %trunc_ln189, i8 0" [src/snn_top_hls.cpp:189]   --->   Operation 141 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (2.07ns)   --->   "%add_ln189 = add i16 %tmp_118_cast, i16 1" [src/snn_top_hls.cpp:189]   --->   Operation 142 'add' 'add_ln189' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node new_weight)   --->   "%select_ln189 = select i1 %icmp_ln189, i16 %add_ln189, i16 %tmp_118_cast" [src/snn_top_hls.cpp:189]   --->   Operation 143 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node new_weight)   --->   "%select_ln189_1 = select i1 %tmp_109, i16 %select_ln189, i16 %tmp_118_cast" [src/snn_top_hls.cpp:189]   --->   Operation 144 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (2.07ns) (out node of the LUT)   --->   "%new_weight = add i16 %select_ln189_1, i16 %sext_ln188" [src/snn_top_hls.cpp:188]   --->   Operation 145 'add' 'new_weight' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %new_weight, i32 7, i32 15" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192]   --->   Operation 146 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_sgt  i9 %tmp_113, i9 0" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192]   --->   Operation 147 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 148 'br' 'br_ln192' <Predicate = (update_post_id_cast == 6)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 149 'br' 'br_ln192' <Predicate = (update_post_id_cast == 5)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 150 'br' 'br_ln192' <Predicate = (update_post_id_cast == 4)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 151 'br' 'br_ln192' <Predicate = (update_post_id_cast == 3)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 152 'br' 'br_ln192' <Predicate = (update_post_id_cast == 2)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 153 'br' 'br_ln192' <Predicate = (update_post_id_cast == 1)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 154 'br' 'br_ln192' <Predicate = (update_post_id_cast == 0)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln192 = br void %arrayidx32.exit" [src/snn_top_hls.cpp:192]   --->   Operation 155 'br' 'br_ln192' <Predicate = (update_post_id_cast == 7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.57>
ST_7 : Operation 156 [1/1] (2.07ns)   --->   "%icmp_ln71 = icmp_slt  i16 %new_weight, i16 65408" [src/snn_top_hls.cpp:71->src/snn_top_hls.cpp:192]   --->   Operation 156 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%trunc_ln72 = trunc i16 %new_weight" [src/snn_top_hls.cpp:72->src/snn_top_hls.cpp:192]   --->   Operation 157 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%select_ln70_1 = select i1 %icmp_ln70, i8 127, i8 128" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192]   --->   Operation 158 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%or_ln70 = or i1 %icmp_ln70, i1 %icmp_ln71" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192]   --->   Operation 159 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %or_ln70, i8 %select_ln70_1, i8 %trunc_ln72" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192]   --->   Operation 160 'select' 'select_ln70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:192]   --->   Operation 161 'store' 'store_ln192' <Predicate = (update_post_id_cast == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 162 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:192]   --->   Operation 162 'store' 'store_ln192' <Predicate = (update_post_id_cast == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 163 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:192]   --->   Operation 163 'store' 'store_ln192' <Predicate = (update_post_id_cast == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 164 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:192]   --->   Operation 164 'store' 'store_ln192' <Predicate = (update_post_id_cast == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 165 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:192]   --->   Operation 165 'store' 'store_ln192' <Predicate = (update_post_id_cast == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 166 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:192]   --->   Operation 166 'store' 'store_ln192' <Predicate = (update_post_id_cast == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 167 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:192]   --->   Operation 167 'store' 'store_ln192' <Predicate = (update_post_id_cast == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 168 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:192]   --->   Operation 168 'store' 'store_ln192' <Predicate = (update_post_id_cast == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln167 = br void %while.cond" [src/snn_top_hls.cpp:167]   --->   Operation 169 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	wire read operation ('and_ln177_read') on port 'and_ln177' [20]  (0.000 ns)
	multiplexor before 'phi' operation 16 bit ('update.delta') with incoming values : ('update.delta', src/snn_top_hls.cpp:170) ('sext_ln176', src/snn_top_hls.cpp:176) [142]  (1.588 ns)
	'br' operation ('br_ln177', src/snn_top_hls.cpp:177) [81]  (1.588 ns)

 <State 2>: 4.611ns
The critical path consists of the following:
	fifo read operation ('weight_update_fifo_read', src/snn_top_hls.cpp:170) on port 'weight_update_fifo' (src/snn_top_hls.cpp:170) [45]  (3.561 ns)
	'mul' operation 32 bit of DSP[105] ('mul_ln184', src/snn_top_hls.cpp:184) [97]  (1.050 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln180', src/snn_top_hls.cpp:180) [87]  (5.580 ns)

 <State 4>: 7.181ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZL18eligibility_traces_0_load', src/snn_top_hls.cpp:183) on array 'p_ZL18eligibility_traces_0' [98]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_112', src/snn_top_hls.cpp:183) [102]  (1.827 ns)
	'add' operation 32 bit of DSP[105] ('add_ln183', src/snn_top_hls.cpp:183) [105]  (2.100 ns)

 <State 5>: 7.906ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln189', src/snn_top_hls.cpp:189) [145]  (5.580 ns)
	blocking operation 2.326 ns on control path)

 <State 6>: 5.977ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln189', src/snn_top_hls.cpp:189) [150]  (2.077 ns)
	'select' operation 16 bit ('select_ln189', src/snn_top_hls.cpp:189) [151]  (0.000 ns)
	'select' operation 16 bit ('select_ln189_1', src/snn_top_hls.cpp:189) [152]  (0.000 ns)
	'add' operation 16 bit ('new_weight', src/snn_top_hls.cpp:188) [153]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192) [155]  (1.823 ns)

 <State 7>: 6.579ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln71', src/snn_top_hls.cpp:71->src/snn_top_hls.cpp:192) [156]  (2.077 ns)
	'or' operation 1 bit ('or_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192) [159]  (0.000 ns)
	'select' operation 8 bit ('select_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192) [160]  (1.248 ns)
	'store' operation ('store_ln192', src/snn_top_hls.cpp:192) of variable 'select_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:192 8 bit on array 'p_ZL13weight_memory_6' [163]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
