ARM GAS  /tmp/cctH3MPE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cctH3MPE.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** /**
  61:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f3xx_hal_msp.c ****   */
  63:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f3xx_hal_msp.c **** 
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 9A69     		ldr	r2, [r3, #24]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 9A61     		str	r2, [r3, #24]
  44              		.loc 1 69 3 view .LVU4
  45 000c 9A69     		ldr	r2, [r3, #24]
  46 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cctH3MPE.s 			page 3


  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 70 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 70 3 view .LVU8
  55              		.loc 1 70 3 view .LVU9
  56 0016 DA69     		ldr	r2, [r3, #28]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c DA61     		str	r2, [r3, #28]
  59              		.loc 1 70 3 view .LVU10
  60 001e DB69     		ldr	r3, [r3, #28]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 70 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** }
  67              		.loc 1 77 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE130:
  79              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_CAN_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_CAN_MspInit:
  87              	.LVL0:
  88              	.LFB131:
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c **** /**
  80:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP Initialization
  81:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
  83:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f3xx_hal_msp.c **** */
  85:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  86:Core/Src/stm32f3xx_hal_msp.c **** {
ARM GAS  /tmp/cctH3MPE.s 			page 4


  89              		.loc 1 86 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 86 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              		.cfi_def_cfa_offset 40
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 87 3 is_stmt 1 view .LVU16
 100              		.loc 1 87 20 is_stmt 0 view .LVU17
 101 0004 0023     		movs	r3, #0
 102 0006 0393     		str	r3, [sp, #12]
 103 0008 0493     		str	r3, [sp, #16]
 104 000a 0593     		str	r3, [sp, #20]
 105 000c 0693     		str	r3, [sp, #24]
 106 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 107              		.loc 1 88 3 is_stmt 1 view .LVU18
 108              		.loc 1 88 10 is_stmt 0 view .LVU19
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 88 5 view .LVU20
 111 0012 144B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L8
 114              	.LVL1:
 115              	.L5:
  89:Core/Src/stm32f3xx_hal_msp.c ****   {
  90:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  91:Core/Src/stm32f3xx_hal_msp.c **** 
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  95:Core/Src/stm32f3xx_hal_msp.c **** 
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
  98:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 100:Core/Src/stm32f3xx_hal_msp.c ****     */
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 109:Core/Src/stm32f3xx_hal_msp.c **** 
 110:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 111:Core/Src/stm32f3xx_hal_msp.c ****   }
 112:Core/Src/stm32f3xx_hal_msp.c **** 
 113:Core/Src/stm32f3xx_hal_msp.c **** }
 116              		.loc 1 113 1 view .LVU21
 117 0018 09B0     		add	sp, sp, #36
 118              		.cfi_remember_state
ARM GAS  /tmp/cctH3MPE.s 			page 5


 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 001a 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L8:
 124              		.cfi_restore_state
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 125              		.loc 1 94 5 is_stmt 1 view .LVU22
 126              	.LBB4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 127              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 128              		.loc 1 94 5 view .LVU24
 129 001e 03F5D633 		add	r3, r3, #109568
 130 0022 DA69     		ldr	r2, [r3, #28]
 131 0024 42F00072 		orr	r2, r2, #33554432
 132 0028 DA61     		str	r2, [r3, #28]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 94 5 view .LVU25
 134 002a DA69     		ldr	r2, [r3, #28]
 135 002c 02F00072 		and	r2, r2, #33554432
 136 0030 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 137              		.loc 1 94 5 view .LVU26
 138 0032 019A     		ldr	r2, [sp, #4]
 139              	.LBE4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 141              		.loc 1 96 5 view .LVU28
 142              	.LBB5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 143              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 144              		.loc 1 96 5 view .LVU30
 145 0034 5A69     		ldr	r2, [r3, #20]
 146 0036 42F40032 		orr	r2, r2, #131072
 147 003a 5A61     		str	r2, [r3, #20]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 148              		.loc 1 96 5 view .LVU31
 149 003c 5B69     		ldr	r3, [r3, #20]
 150 003e 03F40033 		and	r3, r3, #131072
 151 0042 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 152              		.loc 1 96 5 view .LVU32
 153 0044 029B     		ldr	r3, [sp, #8]
 154              	.LBE5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 155              		.loc 1 96 5 view .LVU33
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 101 25 is_stmt 0 view .LVU35
 158 0046 4FF4C053 		mov	r3, #6144
 159 004a 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 102 5 is_stmt 1 view .LVU36
ARM GAS  /tmp/cctH3MPE.s 			page 6


 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 102 26 is_stmt 0 view .LVU37
 162 004c 0223     		movs	r3, #2
 163 004e 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 164              		.loc 1 103 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 165              		.loc 1 104 5 view .LVU39
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 166              		.loc 1 104 27 is_stmt 0 view .LVU40
 167 0050 0323     		movs	r3, #3
 168 0052 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 105 5 is_stmt 1 view .LVU41
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170              		.loc 1 105 31 is_stmt 0 view .LVU42
 171 0054 0923     		movs	r3, #9
 172 0056 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 173              		.loc 1 106 5 is_stmt 1 view .LVU43
 174 0058 03A9     		add	r1, sp, #12
 175 005a 4FF09040 		mov	r0, #1207959552
 176              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 177              		.loc 1 106 5 is_stmt 0 view .LVU44
 178 005e FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 180              		.loc 1 113 1 view .LVU45
 181 0062 D9E7     		b	.L5
 182              	.L10:
 183              		.align	2
 184              	.L9:
 185 0064 00640040 		.word	1073767424
 186              		.cfi_endproc
 187              	.LFE131:
 189              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 190              		.align	1
 191              		.global	HAL_CAN_MspDeInit
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	HAL_CAN_MspDeInit:
 197              	.LVL5:
 198              	.LFB132:
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 115:Core/Src/stm32f3xx_hal_msp.c **** /**
 116:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 117:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
 119:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f3xx_hal_msp.c **** */
 121:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 122:Core/Src/stm32f3xx_hal_msp.c **** {
 199              		.loc 1 122 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctH3MPE.s 			page 7


 203              		.loc 1 122 1 is_stmt 0 view .LVU47
 204 0000 08B5     		push	{r3, lr}
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 3, -8
 207              		.cfi_offset 14, -4
 123:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 208              		.loc 1 123 3 is_stmt 1 view .LVU48
 209              		.loc 1 123 10 is_stmt 0 view .LVU49
 210 0002 0268     		ldr	r2, [r0]
 211              		.loc 1 123 5 view .LVU50
 212 0004 074B     		ldr	r3, .L15
 213 0006 9A42     		cmp	r2, r3
 214 0008 00D0     		beq	.L14
 215              	.LVL6:
 216              	.L11:
 124:Core/Src/stm32f3xx_hal_msp.c ****   {
 125:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 126:Core/Src/stm32f3xx_hal_msp.c **** 
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 128:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 131:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 132:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 133:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 134:Core/Src/stm32f3xx_hal_msp.c ****     */
 135:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 137:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 138:Core/Src/stm32f3xx_hal_msp.c **** 
 139:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 140:Core/Src/stm32f3xx_hal_msp.c ****   }
 141:Core/Src/stm32f3xx_hal_msp.c **** 
 142:Core/Src/stm32f3xx_hal_msp.c **** }
 217              		.loc 1 142 1 view .LVU51
 218 000a 08BD     		pop	{r3, pc}
 219              	.LVL7:
 220              	.L14:
 129:Core/Src/stm32f3xx_hal_msp.c **** 
 221              		.loc 1 129 5 is_stmt 1 view .LVU52
 222 000c 064A     		ldr	r2, .L15+4
 223 000e D369     		ldr	r3, [r2, #28]
 224 0010 23F00073 		bic	r3, r3, #33554432
 225 0014 D361     		str	r3, [r2, #28]
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 226              		.loc 1 135 5 view .LVU53
 227 0016 4FF4C051 		mov	r1, #6144
 228 001a 4FF09040 		mov	r0, #1207959552
 229              	.LVL8:
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 230              		.loc 1 135 5 is_stmt 0 view .LVU54
 231 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 232              	.LVL9:
 233              		.loc 1 142 1 view .LVU55
 234 0022 F2E7     		b	.L11
 235              	.L16:
 236              		.align	2
ARM GAS  /tmp/cctH3MPE.s 			page 8


 237              	.L15:
 238 0024 00640040 		.word	1073767424
 239 0028 00100240 		.word	1073876992
 240              		.cfi_endproc
 241              	.LFE132:
 243              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_CRC_MspInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_CRC_MspInit:
 251              	.LVL10:
 252              	.LFB133:
 143:Core/Src/stm32f3xx_hal_msp.c **** 
 144:Core/Src/stm32f3xx_hal_msp.c **** /**
 145:Core/Src/stm32f3xx_hal_msp.c **** * @brief CRC MSP Initialization
 146:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 147:Core/Src/stm32f3xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 148:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f3xx_hal_msp.c **** */
 150:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 151:Core/Src/stm32f3xx_hal_msp.c **** {
 253              		.loc 1 151 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 8
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
 152:Core/Src/stm32f3xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 258              		.loc 1 152 3 view .LVU57
 259              		.loc 1 152 10 is_stmt 0 view .LVU58
 260 0000 0268     		ldr	r2, [r0]
 261              		.loc 1 152 5 view .LVU59
 262 0002 094B     		ldr	r3, .L24
 263 0004 9A42     		cmp	r2, r3
 264 0006 00D0     		beq	.L23
 265 0008 7047     		bx	lr
 266              	.L23:
 151:Core/Src/stm32f3xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 267              		.loc 1 151 1 view .LVU60
 268 000a 82B0     		sub	sp, sp, #8
 269              		.cfi_def_cfa_offset 8
 153:Core/Src/stm32f3xx_hal_msp.c ****   {
 154:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 155:Core/Src/stm32f3xx_hal_msp.c **** 
 156:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 157:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 270              		.loc 1 158 5 is_stmt 1 view .LVU61
 271              	.LBB6:
 272              		.loc 1 158 5 view .LVU62
 273              		.loc 1 158 5 view .LVU63
 274 000c A3F50053 		sub	r3, r3, #8192
 275 0010 5A69     		ldr	r2, [r3, #20]
 276 0012 42F04002 		orr	r2, r2, #64
 277 0016 5A61     		str	r2, [r3, #20]
 278              		.loc 1 158 5 view .LVU64
ARM GAS  /tmp/cctH3MPE.s 			page 9


 279 0018 5B69     		ldr	r3, [r3, #20]
 280 001a 03F04003 		and	r3, r3, #64
 281 001e 0193     		str	r3, [sp, #4]
 282              		.loc 1 158 5 view .LVU65
 283 0020 019B     		ldr	r3, [sp, #4]
 284              	.LBE6:
 285              		.loc 1 158 5 view .LVU66
 159:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 160:Core/Src/stm32f3xx_hal_msp.c **** 
 161:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 162:Core/Src/stm32f3xx_hal_msp.c ****   }
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 164:Core/Src/stm32f3xx_hal_msp.c **** }
 286              		.loc 1 164 1 is_stmt 0 view .LVU67
 287 0022 02B0     		add	sp, sp, #8
 288              		.cfi_def_cfa_offset 0
 289              		@ sp needed
 290 0024 7047     		bx	lr
 291              	.L25:
 292 0026 00BF     		.align	2
 293              	.L24:
 294 0028 00300240 		.word	1073885184
 295              		.cfi_endproc
 296              	.LFE133:
 298              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_CRC_MspDeInit
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	HAL_CRC_MspDeInit:
 306              	.LVL11:
 307              	.LFB134:
 165:Core/Src/stm32f3xx_hal_msp.c **** 
 166:Core/Src/stm32f3xx_hal_msp.c **** /**
 167:Core/Src/stm32f3xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 168:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 169:Core/Src/stm32f3xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 170:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 171:Core/Src/stm32f3xx_hal_msp.c **** */
 172:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 173:Core/Src/stm32f3xx_hal_msp.c **** {
 308              		.loc 1 173 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 174:Core/Src/stm32f3xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 313              		.loc 1 174 3 view .LVU69
 314              		.loc 1 174 10 is_stmt 0 view .LVU70
 315 0000 0268     		ldr	r2, [r0]
 316              		.loc 1 174 5 view .LVU71
 317 0002 054B     		ldr	r3, .L29
 318 0004 9A42     		cmp	r2, r3
 319 0006 00D0     		beq	.L28
 320              	.L26:
 175:Core/Src/stm32f3xx_hal_msp.c ****   {
ARM GAS  /tmp/cctH3MPE.s 			page 10


 176:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 177:Core/Src/stm32f3xx_hal_msp.c **** 
 178:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 179:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 180:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 181:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 182:Core/Src/stm32f3xx_hal_msp.c **** 
 183:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 184:Core/Src/stm32f3xx_hal_msp.c ****   }
 185:Core/Src/stm32f3xx_hal_msp.c **** 
 186:Core/Src/stm32f3xx_hal_msp.c **** }
 321              		.loc 1 186 1 view .LVU72
 322 0008 7047     		bx	lr
 323              	.L28:
 180:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 324              		.loc 1 180 5 is_stmt 1 view .LVU73
 325 000a 044A     		ldr	r2, .L29+4
 326 000c 5369     		ldr	r3, [r2, #20]
 327 000e 23F04003 		bic	r3, r3, #64
 328 0012 5361     		str	r3, [r2, #20]
 329              		.loc 1 186 1 is_stmt 0 view .LVU74
 330 0014 F8E7     		b	.L26
 331              	.L30:
 332 0016 00BF     		.align	2
 333              	.L29:
 334 0018 00300240 		.word	1073885184
 335 001c 00100240 		.word	1073876992
 336              		.cfi_endproc
 337              	.LFE134:
 339              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 340              		.align	1
 341              		.global	HAL_UART_MspInit
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	HAL_UART_MspInit:
 347              	.LVL12:
 348              	.LFB135:
 187:Core/Src/stm32f3xx_hal_msp.c **** 
 188:Core/Src/stm32f3xx_hal_msp.c **** /**
 189:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 190:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 191:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 192:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 193:Core/Src/stm32f3xx_hal_msp.c **** */
 194:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 195:Core/Src/stm32f3xx_hal_msp.c **** {
 349              		.loc 1 195 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 32
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		.loc 1 195 1 is_stmt 0 view .LVU76
 354 0000 00B5     		push	{lr}
 355              		.cfi_def_cfa_offset 4
 356              		.cfi_offset 14, -4
 357 0002 89B0     		sub	sp, sp, #36
 358              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/cctH3MPE.s 			page 11


 196:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 359              		.loc 1 196 3 is_stmt 1 view .LVU77
 360              		.loc 1 196 20 is_stmt 0 view .LVU78
 361 0004 0023     		movs	r3, #0
 362 0006 0393     		str	r3, [sp, #12]
 363 0008 0493     		str	r3, [sp, #16]
 364 000a 0593     		str	r3, [sp, #20]
 365 000c 0693     		str	r3, [sp, #24]
 366 000e 0793     		str	r3, [sp, #28]
 197:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 367              		.loc 1 197 3 is_stmt 1 view .LVU79
 368              		.loc 1 197 11 is_stmt 0 view .LVU80
 369 0010 0268     		ldr	r2, [r0]
 370              		.loc 1 197 5 view .LVU81
 371 0012 144B     		ldr	r3, .L35
 372 0014 9A42     		cmp	r2, r3
 373 0016 02D0     		beq	.L34
 374              	.LVL13:
 375              	.L31:
 198:Core/Src/stm32f3xx_hal_msp.c ****   {
 199:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 200:Core/Src/stm32f3xx_hal_msp.c **** 
 201:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 202:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 204:Core/Src/stm32f3xx_hal_msp.c **** 
 205:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 206:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 207:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 208:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 209:Core/Src/stm32f3xx_hal_msp.c ****     */
 210:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 211:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 215:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/stm32f3xx_hal_msp.c **** 
 217:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 218:Core/Src/stm32f3xx_hal_msp.c **** 
 219:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 220:Core/Src/stm32f3xx_hal_msp.c ****   }
 221:Core/Src/stm32f3xx_hal_msp.c **** 
 222:Core/Src/stm32f3xx_hal_msp.c **** }
 376              		.loc 1 222 1 view .LVU82
 377 0018 09B0     		add	sp, sp, #36
 378              		.cfi_remember_state
 379              		.cfi_def_cfa_offset 4
 380              		@ sp needed
 381 001a 5DF804FB 		ldr	pc, [sp], #4
 382              	.LVL14:
 383              	.L34:
 384              		.cfi_restore_state
 203:Core/Src/stm32f3xx_hal_msp.c **** 
 385              		.loc 1 203 5 is_stmt 1 view .LVU83
 386              	.LBB7:
 203:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/cctH3MPE.s 			page 12


 387              		.loc 1 203 5 view .LVU84
 203:Core/Src/stm32f3xx_hal_msp.c **** 
 388              		.loc 1 203 5 view .LVU85
 389 001e 03F5E633 		add	r3, r3, #117760
 390 0022 DA69     		ldr	r2, [r3, #28]
 391 0024 42F40032 		orr	r2, r2, #131072
 392 0028 DA61     		str	r2, [r3, #28]
 203:Core/Src/stm32f3xx_hal_msp.c **** 
 393              		.loc 1 203 5 view .LVU86
 394 002a DA69     		ldr	r2, [r3, #28]
 395 002c 02F40032 		and	r2, r2, #131072
 396 0030 0192     		str	r2, [sp, #4]
 203:Core/Src/stm32f3xx_hal_msp.c **** 
 397              		.loc 1 203 5 view .LVU87
 398 0032 019A     		ldr	r2, [sp, #4]
 399              	.LBE7:
 203:Core/Src/stm32f3xx_hal_msp.c **** 
 400              		.loc 1 203 5 view .LVU88
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 401              		.loc 1 205 5 view .LVU89
 402              	.LBB8:
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 403              		.loc 1 205 5 view .LVU90
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 404              		.loc 1 205 5 view .LVU91
 405 0034 5A69     		ldr	r2, [r3, #20]
 406 0036 42F40032 		orr	r2, r2, #131072
 407 003a 5A61     		str	r2, [r3, #20]
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 408              		.loc 1 205 5 view .LVU92
 409 003c 5B69     		ldr	r3, [r3, #20]
 410 003e 03F40033 		and	r3, r3, #131072
 411 0042 0293     		str	r3, [sp, #8]
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 412              		.loc 1 205 5 view .LVU93
 413 0044 029B     		ldr	r3, [sp, #8]
 414              	.LBE8:
 205:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 415              		.loc 1 205 5 view .LVU94
 210:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416              		.loc 1 210 5 view .LVU95
 210:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417              		.loc 1 210 25 is_stmt 0 view .LVU96
 418 0046 0C23     		movs	r3, #12
 419 0048 0393     		str	r3, [sp, #12]
 211:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420              		.loc 1 211 5 is_stmt 1 view .LVU97
 211:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421              		.loc 1 211 26 is_stmt 0 view .LVU98
 422 004a 0223     		movs	r3, #2
 423 004c 0493     		str	r3, [sp, #16]
 212:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 424              		.loc 1 212 5 is_stmt 1 view .LVU99
 213:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 425              		.loc 1 213 5 view .LVU100
 213:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 426              		.loc 1 213 27 is_stmt 0 view .LVU101
ARM GAS  /tmp/cctH3MPE.s 			page 13


 427 004e 0323     		movs	r3, #3
 428 0050 0693     		str	r3, [sp, #24]
 214:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 429              		.loc 1 214 5 is_stmt 1 view .LVU102
 214:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430              		.loc 1 214 31 is_stmt 0 view .LVU103
 431 0052 0723     		movs	r3, #7
 432 0054 0793     		str	r3, [sp, #28]
 215:Core/Src/stm32f3xx_hal_msp.c **** 
 433              		.loc 1 215 5 is_stmt 1 view .LVU104
 434 0056 03A9     		add	r1, sp, #12
 435 0058 4FF09040 		mov	r0, #1207959552
 436              	.LVL15:
 215:Core/Src/stm32f3xx_hal_msp.c **** 
 437              		.loc 1 215 5 is_stmt 0 view .LVU105
 438 005c FFF7FEFF 		bl	HAL_GPIO_Init
 439              	.LVL16:
 440              		.loc 1 222 1 view .LVU106
 441 0060 DAE7     		b	.L31
 442              	.L36:
 443 0062 00BF     		.align	2
 444              	.L35:
 445 0064 00440040 		.word	1073759232
 446              		.cfi_endproc
 447              	.LFE135:
 449              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 450              		.align	1
 451              		.global	HAL_UART_MspDeInit
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	HAL_UART_MspDeInit:
 457              	.LVL17:
 458              	.LFB136:
 223:Core/Src/stm32f3xx_hal_msp.c **** 
 224:Core/Src/stm32f3xx_hal_msp.c **** /**
 225:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 226:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 227:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 228:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f3xx_hal_msp.c **** */
 230:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 231:Core/Src/stm32f3xx_hal_msp.c **** {
 459              		.loc 1 231 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		.loc 1 231 1 is_stmt 0 view .LVU108
 464 0000 08B5     		push	{r3, lr}
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 3, -8
 467              		.cfi_offset 14, -4
 232:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 468              		.loc 1 232 3 is_stmt 1 view .LVU109
 469              		.loc 1 232 11 is_stmt 0 view .LVU110
 470 0002 0268     		ldr	r2, [r0]
 471              		.loc 1 232 5 view .LVU111
ARM GAS  /tmp/cctH3MPE.s 			page 14


 472 0004 074B     		ldr	r3, .L41
 473 0006 9A42     		cmp	r2, r3
 474 0008 00D0     		beq	.L40
 475              	.LVL18:
 476              	.L37:
 233:Core/Src/stm32f3xx_hal_msp.c ****   {
 234:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 235:Core/Src/stm32f3xx_hal_msp.c **** 
 236:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 237:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 238:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 239:Core/Src/stm32f3xx_hal_msp.c **** 
 240:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 241:Core/Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 242:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> USART2_RX
 243:Core/Src/stm32f3xx_hal_msp.c ****     */
 244:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 245:Core/Src/stm32f3xx_hal_msp.c **** 
 246:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 247:Core/Src/stm32f3xx_hal_msp.c **** 
 248:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 249:Core/Src/stm32f3xx_hal_msp.c ****   }
 250:Core/Src/stm32f3xx_hal_msp.c **** 
 251:Core/Src/stm32f3xx_hal_msp.c **** }
 477              		.loc 1 251 1 view .LVU112
 478 000a 08BD     		pop	{r3, pc}
 479              	.LVL19:
 480              	.L40:
 238:Core/Src/stm32f3xx_hal_msp.c **** 
 481              		.loc 1 238 5 is_stmt 1 view .LVU113
 482 000c 064A     		ldr	r2, .L41+4
 483 000e D369     		ldr	r3, [r2, #28]
 484 0010 23F40033 		bic	r3, r3, #131072
 485 0014 D361     		str	r3, [r2, #28]
 244:Core/Src/stm32f3xx_hal_msp.c **** 
 486              		.loc 1 244 5 view .LVU114
 487 0016 0C21     		movs	r1, #12
 488 0018 4FF09040 		mov	r0, #1207959552
 489              	.LVL20:
 244:Core/Src/stm32f3xx_hal_msp.c **** 
 490              		.loc 1 244 5 is_stmt 0 view .LVU115
 491 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 492              	.LVL21:
 493              		.loc 1 251 1 view .LVU116
 494 0020 F3E7     		b	.L37
 495              	.L42:
 496 0022 00BF     		.align	2
 497              	.L41:
 498 0024 00440040 		.word	1073759232
 499 0028 00100240 		.word	1073876992
 500              		.cfi_endproc
 501              	.LFE136:
 503              		.text
 504              	.Letext0:
 505              		.file 2 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 506              		.file 3 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 507              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
ARM GAS  /tmp/cctH3MPE.s 			page 15


 508              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 509              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 510              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 511              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 512              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 513              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_crc.h"
 514              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
ARM GAS  /tmp/cctH3MPE.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/cctH3MPE.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctH3MPE.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctH3MPE.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/cctH3MPE.s:80     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cctH3MPE.s:86     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cctH3MPE.s:185    .text.HAL_CAN_MspInit:0000000000000064 $d
     /tmp/cctH3MPE.s:190    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cctH3MPE.s:196    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cctH3MPE.s:238    .text.HAL_CAN_MspDeInit:0000000000000024 $d
     /tmp/cctH3MPE.s:244    .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/cctH3MPE.s:250    .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/cctH3MPE.s:294    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/cctH3MPE.s:299    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/cctH3MPE.s:305    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/cctH3MPE.s:334    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/cctH3MPE.s:340    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctH3MPE.s:346    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctH3MPE.s:445    .text.HAL_UART_MspInit:0000000000000064 $d
     /tmp/cctH3MPE.s:450    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctH3MPE.s:456    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctH3MPE.s:498    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
