package require -exact qsys 15.0
set_module_property NAME sobel_filter_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME sobel_filter_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z12sobel_filteri}
set_module_assignment hls.compressed.name {sobel_filter}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sobel_filter_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "ternary_add.v" SYSTEM_VERILOG PATH "ip/ternary_add.v"
add_fileset_file "six_three_comp.v" SYSTEM_VERILOG PATH "ip/six_three_comp.v"
add_fileset_file "acl_popcount.sv" SYSTEM_VERILOG PATH "ip/acl_popcount.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "sobel_filter_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_function_wrapper.sv"
add_fileset_file "sobel_filter_function.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_function.sv"
add_fileset_file "sobel_filter_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B0_runOnce.sv"
add_fileset_file "sobel_filter_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B0_runOnce_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "sobel_filter_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_merge_reg.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_entry_s_c0_enter_sobel_filter2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_entry_s_c0_enter_sobel_filter2.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Z0_exit_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Z0_exit_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_entry_s_c0_enter_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_entry_s_c0_enter_sobel_filter0.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z2i226743i22612364eny.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z2i226743i22612364eny.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z37_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z37_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z38_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z38_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z41_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z41_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z42_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z42_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z45_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z45_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z49_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z49_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z52_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z52_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z55_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z55_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_1_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_1_sobel_filter0.sv"
add_fileset_file "sobel_filter_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_branch.sv"
add_fileset_file "sobel_filter_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_merge.sv"
add_fileset_file "sobel_filter_bb_B10.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10.sv"
add_fileset_file "sobel_filter_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10_stall_region.sv"
add_fileset_file "sobel_filter_B10_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B10_branch.sv"
add_fileset_file "sobel_filter_B10_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B10_merge.sv"
add_fileset_file "sobel_filter_bb_B11.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11.sv"
add_fileset_file "sobel_filter_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0_reg.sv"
add_fileset_file "sobel_filter_B11_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B11_branch.sv"
add_fileset_file "sobel_filter_B11_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B11_merge.sv"
add_fileset_file "sobel_filter_bb_B12.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12.sv"
add_fileset_file "sobel_filter_bb_B12_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i28_A000000Zr35534_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i28_A000000Zr35534_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit365_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit365_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr35534_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr35534_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45164_pop43_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45164_pop43_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156160_pop42_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156160_pop42_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131171_pop44_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131171_pop44_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups85_pop41_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups85_pop41_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv31_pop40_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv31_pop40_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45164_push43_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45164_push43_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156160_push42_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156160_push42_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration84_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration84_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131171_push44_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131171_push44_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond92_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond92_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups85_push41_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups85_push41_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv31_push40_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv31_push40_0.sv"
add_fileset_file "sobel_filter_B12_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_merge_reg.sv"
add_fileset_file "sobel_filter_B12_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_branch.sv"
add_fileset_file "sobel_filter_B12_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_merge.sv"
add_fileset_file "sobel_filter_bb_B15.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15.sv"
add_fileset_file "sobel_filter_bb_B15_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15_stall_region.sv"
add_fileset_file "sobel_filter_B15_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B15_branch.sv"
add_fileset_file "sobel_filter_B15_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B15_merge.sv"
add_fileset_file "sobel_filter_bb_B16.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16.sv"
add_fileset_file "sobel_filter_bb_B16_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i19_A000000Zr46036_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i19_A000000Zr46036_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit470_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit470_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr46036_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr46036_sobel_filter0.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z46140i0k614004ki0abw.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z46140i0k614004ki0abw.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z37_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z37_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z38_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z38_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z41_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z41_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z42_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z42_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z45_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z45_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z49_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z49_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z52_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z52_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z55_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z55_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_14_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_14_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_15_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_15_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv40_pop50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv40_pop50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45167_pop53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45167_pop53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131174_pop54_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131174_pop54_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups_pop52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups_pop52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i_0_i12141_pop51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i_0_i12141_pop51_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv40_push50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv40_push50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45167_push53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45167_push53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131174_push54_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131174_push54_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups_push52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups_push52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i_0_i12141_push51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i_0_i12141_push51_0.sv"
add_fileset_file "sobel_filter_B16_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_merge_reg.sv"
add_fileset_file "sobel_filter_B16_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_branch.sv"
add_fileset_file "sobel_filter_B16_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_merge.sv"
add_fileset_file "sobel_filter_bb_B17.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17.sv"
add_fileset_file "sobel_filter_bb_B17_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0_reg.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_1_reg.sv"
add_fileset_file "sobel_filter_B17_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B17_branch.sv"
add_fileset_file "sobel_filter_B17_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B17_merge.sv"
add_fileset_file "sobel_filter_bb_B18.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18.sv"
add_fileset_file "sobel_filter_bb_B18_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_20_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_20_0.sv"
add_fileset_file "sobel_filter_B18_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B18_branch.sv"
add_fileset_file "sobel_filter_B18_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B18_merge.sv"
add_fileset_file "sobel_filter_bb_B19.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19.sv"
add_fileset_file "sobel_filter_bb_B19_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_21_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_21_0.sv"
add_fileset_file "sobel_filter_B19_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B19_branch.sv"
add_fileset_file "sobel_filter_B19_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B19_merge.sv"
add_fileset_file "sobel_filter_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start.sv"
add_fileset_file "sobel_filter_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_6_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_6_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "sobel_filter_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_merge_reg.sv"
add_fileset_file "sobel_filter_i_iord_bl_call_unnamed_sobel_filter5_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_iord_bl_call_unnamed_sobel_filter5_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_wt_entry_s_c0_enter26529_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_wt_entry_s_c0_enter26529_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit266_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit266_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_wt_entrA000000Zr26529_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_wt_entrA000000Zr26529_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond154_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond154_0.sv"
add_fileset_file "sobel_filter_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_branch.sv"
add_fileset_file "sobel_filter_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_merge.sv"
add_fileset_file "sobel_filter_bb_B2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2.sv"
add_fileset_file "sobel_filter_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2_stall_region.sv"
add_fileset_file "sobel_filter_B2_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B2_branch.sv"
add_fileset_file "sobel_filter_B2_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B2_merge.sv"
add_fileset_file "sobel_filter_bb_B3.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3.sv"
add_fileset_file "sobel_filter_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_s_c0_enter26730_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_s_c0_enter26730_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit269_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit269_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr26730_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr26730_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv_pop22_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv_pop22_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i_0143_pop23_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i_0143_pop23_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_cleanups143_pop25_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_cleanups143_pop25_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_initerations138_pop24_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_initerations138_pop24_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv_push22_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv_push22_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration142_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration142_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond150_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond150_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i_0143_push23_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i_0143_push23_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_cleanups143_push25_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_cleanups143_push25_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_initerations138_push24_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_initerations138_push24_0.sv"
add_fileset_file "sobel_filter_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_merge_reg.sv"
add_fileset_file "sobel_filter_B3_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_branch.sv"
add_fileset_file "sobel_filter_B3_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_merge.sv"
add_fileset_file "sobel_filter_bb_B4.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4.sv"
add_fileset_file "sobel_filter_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4_stall_region.sv"
add_fileset_file "sobel_filter_i_iowr_bl_return_unnamed_sobel_filter9_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_iowr_bl_return_unnamed_sobel_filter9_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_cond_cleaA000000Zter271_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_cond_cleaA000000Zter271_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit273_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit273_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_conA000000Zter271_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_conA000000Zter271_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_idx15354_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_idx15354_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_8_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_8_sobel_filter0.sv"
add_fileset_file "sobel_filter_B4_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B4_branch.sv"
add_fileset_file "sobel_filter_B4_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B4_merge.sv"
add_fileset_file "sobel_filter_bb_B5.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5.sv"
add_fileset_file "sobel_filter_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body4_s_c0_enter27631_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body4_s_c0_enter27631_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit280_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit280_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr27631_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr27631_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i8_fpga_indvars_iv43_pop26_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i8_fpga_indvars_iv43_pop26_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond134_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond134_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i8_fpga_indvars_iv43_push26_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i8_fpga_indvars_iv43_push26_0.sv"
add_fileset_file "sobel_filter_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_merge_reg.sv"
add_fileset_file "sobel_filter_B5_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_branch.sv"
add_fileset_file "sobel_filter_B5_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_merge.sv"
add_fileset_file "sobel_filter_bb_B6.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6.sv"
add_fileset_file "sobel_filter_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0_reg.sv"
add_fileset_file "sobel_filter_B6_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B6_branch.sv"
add_fileset_file "sobel_filter_B6_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B6_merge.sv"
add_fileset_file "sobel_filter_bb_B7.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7.sv"
add_fileset_file "sobel_filter_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_s_c0_enter28432_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_s_c0_enter28432_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit289_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit289_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr28432_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr28432_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45161_pop32_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45161_pop32_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156157_pop31_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156157_pop31_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131168_pop33_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131168_pop33_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups122_pop30_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups122_pop30_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv22_pop29_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv22_pop29_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45161_push32_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45161_push32_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156157_push31_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156157_push31_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration121_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration121_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131168_push33_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131168_push33_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond129_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond129_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups122_push30_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups122_push30_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv22_push29_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv22_push29_0.sv"
add_fileset_file "sobel_filter_B7_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_merge_reg.sv"
add_fileset_file "sobel_filter_B7_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_branch.sv"
add_fileset_file "sobel_filter_B7_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_merge.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "sobel_filter_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_0.sv"
add_fileset_file "sobel_filter_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_1.sv"
add_fileset_file "sobel_filter_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_2.sv"
add_fileset_file "sobel_filter_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_3.sv"
add_fileset_file "sobel_filter_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_4.sv"
add_fileset_file "sobel_filter_loop_limiter_5.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_5.sv"
add_fileset_file "sobel_filter_loop_limiter_6.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_6.sv"
add_fileset_file "sobel_filter_loop_limiter_7.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_7.sv"
add_fileset_file "sobel_filter_loop_limiter_8.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_8.sv"
add_fileset_file "sobel_filter_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10_sr_0.sv"
add_fileset_file "sobel_filter_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11_sr_0.sv"
add_fileset_file "sobel_filter_bb_B12_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12_sr_1.sv"
add_fileset_file "sobel_filter_bb_B13.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13.sv"
add_fileset_file "sobel_filter_bb_B13_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body5_i47A000000Zr37535_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body5_i47A000000Zr37535_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit393_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit393_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr37535_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr37535_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi46_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1479_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1479_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm14910_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm14910_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15111_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15111_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15312_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15312_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15513_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15513_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15714_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15714_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15915_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15915_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm16116_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm16116_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_12_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_12_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv37_pop45_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv37_pop45_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45165_pop47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45165_pop47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28179_pop49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28179_pop49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131172_pop48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131172_pop48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i1_0_i29140_pop46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i1_0_i29140_pop46_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv37_push45_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv37_push45_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45165_push47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45165_push47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28179_push49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28179_push49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131172_push48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131172_push48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i1_0_i29140_push46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i1_0_i29140_push46_0.sv"
add_fileset_file "sobel_filter_B13_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_merge_reg.sv"
add_fileset_file "sobel_filter_B13_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_merge.sv"
add_fileset_file "sobel_filter_B13_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_branch.sv"
add_fileset_file "sobel_filter_bb_B13_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13_sr_1.sv"
add_fileset_file "sobel_filter_bb_B14.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14.sv"
add_fileset_file "sobel_filter_bb_B14_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_i1A000000Zr42038_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_i1A000000Zr42038_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit445_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit445_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr42038_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr42038_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45166_pop73_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45166_pop73_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28180_pop75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28180_pop75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131173_pop74_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131173_pop74_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp73188_pop79_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp73188_pop79_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups64_pop72_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups64_pop72_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_acl_141185_pop76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_acl_141185_pop76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_add_i15_i125151_pop71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_add_i15_i125151_pop71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_inc_i_i126152_pop70_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_inc_i_i126152_pop70_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_pre144_pop69_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_pre144_pop69_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv34_pop68_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv34_pop68_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i78186_pop77_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i78186_pop77_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45166_push73_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45166_push73_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28180_push75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28180_push75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131173_push74_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131173_push74_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp73188_push79_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp73188_push79_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups64_push72_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups64_push72_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_acl_141185_push76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_acl_141185_push76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_add_i15_i125151_push71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_add_i15_i125151_push71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_inc_i_i126152_push70_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_inc_i_i126152_push70_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_pre144_push69_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_pre144_push69_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv34_push68_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv34_push68_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i78186_push77_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i78186_push77_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop78_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop78_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush78_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush78_sobel_filter0.sv"
add_fileset_file "sobel_filter_B14_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_merge_reg.sv"
add_fileset_file "sobel_filter_B14_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_branch.sv"
add_fileset_file "sobel_filter_B14_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_merge.sv"
add_fileset_file "sobel_filter_bb_B14_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14_sr_1.sv"
add_fileset_file "sobel_filter_bb_B15_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15_sr_0.sv"
add_fileset_file "sobel_filter_bb_B16_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16_sr_1.sv"
add_fileset_file "sobel_filter_bb_B17_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17_sr_0.sv"
add_fileset_file "sobel_filter_bb_B18_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18_sr_0.sv"
add_fileset_file "sobel_filter_bb_B19_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19_sr_0.sv"
add_fileset_file "sobel_filter_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start_sr_1.sv"
add_fileset_file "sobel_filter_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2_sr_0.sv"
add_fileset_file "sobel_filter_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3_sr_1.sv"
add_fileset_file "sobel_filter_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4_sr_0.sv"
add_fileset_file "sobel_filter_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5_sr_1.sv"
add_fileset_file "sobel_filter_bb_B6_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6_sr_0.sv"
add_fileset_file "sobel_filter_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7_sr_1.sv"
add_fileset_file "sobel_filter_bb_B8.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8.sv"
add_fileset_file "sobel_filter_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body5_i_s_c0_enter29733_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body5_i_s_c0_enter29733_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit307_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit307_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr29733_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr29733_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi51_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1202_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1202_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1223_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1223_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1244_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1244_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1265_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1265_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1286_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1286_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1307_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1307_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1328_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1328_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_10_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_10_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv28_pop34_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv28_pop34_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45162_pop37_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45162_pop37_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156158_pop36_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156158_pop36_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27176_pop39_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27176_pop39_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131169_pop38_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131169_pop38_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i1_0_i136_pop35_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i1_0_i136_pop35_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv28_push34_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv28_push34_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45162_push37_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45162_push37_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156158_push36_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156158_push36_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27176_push39_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27176_push39_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131169_push38_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131169_push38_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond113_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond113_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i1_0_i136_push35_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i1_0_i136_push35_0.sv"
add_fileset_file "sobel_filter_B8_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_merge_reg.sv"
add_fileset_file "sobel_filter_B8_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_merge.sv"
add_fileset_file "sobel_filter_B8_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_branch.sv"
add_fileset_file "sobel_filter_bb_B8_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8_sr_1.sv"
add_fileset_file "sobel_filter_bb_B9.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9.sv"
add_fileset_file "sobel_filter_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_i_A000000Zr31837_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_i_A000000Zr31837_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit337_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit337_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr31837_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr31837_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45163_pop61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45163_pop61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156159_pop60_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156159_pop60_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27177_pop63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27177_pop63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp110184_pop67_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp110184_pop67_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131170_pop62_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131170_pop62_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups101_pop59_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups101_pop59_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_acl_114181_pop64_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_acl_114181_pop64_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_add_i15_i147_pop58_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_add_i15_i147_pop58_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_inc_i_i148_pop57_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_inc_i_i148_pop57_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_pre_pop56_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_pre_pop56_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv25_pop55_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv25_pop55_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i182_pop65_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i182_pop65_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45163_push61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45163_push61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156159_push60_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156159_push60_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration100_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration100_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27177_push63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27177_push63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp110184_push67_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp110184_push67_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131170_push62_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131170_push62_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond108_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond108_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups101_push59_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups101_push59_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_acl_114181_push64_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_acl_114181_push64_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_add_i15_i147_push58_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_add_i15_i147_push58_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_inc_i_i148_push57_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_inc_i_i148_push57_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_pre_push56_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_pre_push56_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv25_push55_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv25_push55_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i182_push65_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i182_push65_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop66_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop66_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush66_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush66_sobel_filter0.sv"
add_fileset_file "sobel_filter_B9_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_merge_reg.sv"
add_fileset_file "sobel_filter_B9_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_branch.sv"
add_fileset_file "sobel_filter_B9_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_merge.sv"
add_fileset_file "sobel_filter_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem2x.v" SYSTEM_VERILOG PATH "ip/acl_mem2x.v"
add_fileset_file "acl_mem_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_mem_staging_reg.v"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "sobel_filter_internal.v" SYSTEM_VERILOG PATH "sobel_filter_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL sobel_filter_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "ternary_add.v" SYSTEM_VERILOG PATH "ip/ternary_add.v"
add_fileset_file "six_three_comp.v" SYSTEM_VERILOG PATH "ip/six_three_comp.v"
add_fileset_file "acl_popcount.sv" SYSTEM_VERILOG PATH "ip/acl_popcount.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "sobel_filter_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_function_wrapper.sv"
add_fileset_file "sobel_filter_function.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_function.sv"
add_fileset_file "sobel_filter_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B0_runOnce.sv"
add_fileset_file "sobel_filter_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B0_runOnce_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "sobel_filter_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_merge_reg.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_entry_s_c0_enter_sobel_filter2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_entry_s_c0_enter_sobel_filter2.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Z0_exit_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Z0_exit_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_entry_s_c0_enter_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_entry_s_c0_enter_sobel_filter0.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z2i226743i22612364eny.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z2i226743i22612364eny.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z37_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z37_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z38_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z38_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z41_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z41_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z42_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z42_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z45_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z45_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z49_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z49_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z52_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z52_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z55_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_entA000000Z55_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_1_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_1_sobel_filter0.sv"
add_fileset_file "sobel_filter_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_branch.sv"
add_fileset_file "sobel_filter_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B0_runOnce_merge.sv"
add_fileset_file "sobel_filter_bb_B10.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10.sv"
add_fileset_file "sobel_filter_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10_stall_region.sv"
add_fileset_file "sobel_filter_B10_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B10_branch.sv"
add_fileset_file "sobel_filter_B10_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B10_merge.sv"
add_fileset_file "sobel_filter_bb_B11.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11.sv"
add_fileset_file "sobel_filter_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28_0_reg.sv"
add_fileset_file "sobel_filter_B11_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B11_branch.sv"
add_fileset_file "sobel_filter_B11_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B11_merge.sv"
add_fileset_file "sobel_filter_bb_B12.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12.sv"
add_fileset_file "sobel_filter_bb_B12_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i28_A000000Zr35534_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i28_A000000Zr35534_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit365_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit365_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000006Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr35534_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr35534_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45164_pop43_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45164_pop43_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156160_pop42_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156160_pop42_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131171_pop44_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131171_pop44_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups85_pop41_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups85_pop41_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv31_pop40_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv31_pop40_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45164_push43_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45164_push43_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156160_push42_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156160_push42_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration84_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration84_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131171_push44_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131171_push44_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond92_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond92_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups85_push41_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups85_push41_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv31_push40_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv31_push40_0.sv"
add_fileset_file "sobel_filter_B12_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_merge_reg.sv"
add_fileset_file "sobel_filter_B12_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_branch.sv"
add_fileset_file "sobel_filter_B12_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B12_merge.sv"
add_fileset_file "sobel_filter_bb_B15.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15.sv"
add_fileset_file "sobel_filter_bb_B15_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15_stall_region.sv"
add_fileset_file "sobel_filter_B15_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B15_branch.sv"
add_fileset_file "sobel_filter_B15_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B15_merge.sv"
add_fileset_file "sobel_filter_bb_B16.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16.sv"
add_fileset_file "sobel_filter_bb_B16_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i19_A000000Zr46036_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i19_A000000Zr46036_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit470_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit470_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000009Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr46036_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr46036_sobel_filter0.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z46140i0k614004ki0abw.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z46140i0k614004ki0abw.sv"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z37_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z37_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z38_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z38_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z41_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z41_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z42_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z42_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z45_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z45_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z49_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z49_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z52_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z52_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z55_sqrtTables_lutmem.hex" HEX PATH "ip/sobel_filter_flt_i_sfc_logic_s_c0_in_forA000000Z55_sqrtTables_lutmem.hex"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_14_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_14_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_15_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_15_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv40_pop50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv40_pop50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45167_pop53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45167_pop53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131174_pop54_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131174_pop54_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups_pop52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups_pop52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i_0_i12141_pop51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i_0_i12141_pop51_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv40_push50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv40_push50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45167_push53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45167_push53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131174_push54_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131174_push54_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups_push52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups_push52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i_0_i12141_push51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i_0_i12141_push51_0.sv"
add_fileset_file "sobel_filter_B16_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_merge_reg.sv"
add_fileset_file "sobel_filter_B16_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_branch.sv"
add_fileset_file "sobel_filter_B16_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B16_merge.sv"
add_fileset_file "sobel_filter_bb_B17.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17.sv"
add_fileset_file "sobel_filter_bb_B17_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_push28_0_reg.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_push27_1_reg.sv"
add_fileset_file "sobel_filter_B17_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B17_branch.sv"
add_fileset_file "sobel_filter_B17_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B17_merge.sv"
add_fileset_file "sobel_filter_bb_B18.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18.sv"
add_fileset_file "sobel_filter_bb_B18_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_20_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_20_0.sv"
add_fileset_file "sobel_filter_B18_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B18_branch.sv"
add_fileset_file "sobel_filter_B18_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B18_merge.sv"
add_fileset_file "sobel_filter_bb_B19.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19.sv"
add_fileset_file "sobel_filter_bb_B19_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_21_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_21_0.sv"
add_fileset_file "sobel_filter_B19_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B19_branch.sv"
add_fileset_file "sobel_filter_B19_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B19_merge.sv"
add_fileset_file "sobel_filter_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start.sv"
add_fileset_file "sobel_filter_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_6_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_source_i32_unnamed_6_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "sobel_filter_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_merge_reg.sv"
add_fileset_file "sobel_filter_i_iord_bl_call_unnamed_sobel_filter5_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_iord_bl_call_unnamed_sobel_filter5_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_wt_entry_s_c0_enter26529_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_wt_entry_s_c0_enter26529_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit266_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit266_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_wt_entrA000000Zr26529_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_wt_entrA000000Zr26529_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond154_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond154_0.sv"
add_fileset_file "sobel_filter_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_branch.sv"
add_fileset_file "sobel_filter_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B1_start_merge.sv"
add_fileset_file "sobel_filter_bb_B2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2.sv"
add_fileset_file "sobel_filter_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2_stall_region.sv"
add_fileset_file "sobel_filter_B2_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B2_branch.sv"
add_fileset_file "sobel_filter_B2_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B2_merge.sv"
add_fileset_file "sobel_filter_bb_B3.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3.sv"
add_fileset_file "sobel_filter_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_s_c0_enter26730_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_s_c0_enter26730_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit269_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit269_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000001Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr26730_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr26730_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv_pop22_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv_pop22_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i_0143_pop23_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i_0143_pop23_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_cleanups143_pop25_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_cleanups143_pop25_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_initerations138_pop24_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_initerations138_pop24_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv_push22_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv_push22_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration142_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration142_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond150_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond150_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i_0143_push23_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i_0143_push23_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_cleanups143_push25_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_cleanups143_push25_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_initerations138_push24_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_initerations138_push24_0.sv"
add_fileset_file "sobel_filter_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_merge_reg.sv"
add_fileset_file "sobel_filter_B3_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_branch.sv"
add_fileset_file "sobel_filter_B3_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B3_merge.sv"
add_fileset_file "sobel_filter_bb_B4.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4.sv"
add_fileset_file "sobel_filter_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4_stall_region.sv"
add_fileset_file "sobel_filter_i_iowr_bl_return_unnamed_sobel_filter9_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_iowr_bl_return_unnamed_sobel_filter9_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_cond_cleaA000000Zter271_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_cond_cleaA000000Zter271_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit273_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit273_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000002Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_conA000000Zter271_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_conA000000Zter271_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_idx15354_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_idx15354_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_8_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_8_sobel_filter0.sv"
add_fileset_file "sobel_filter_B4_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B4_branch.sv"
add_fileset_file "sobel_filter_B4_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B4_merge.sv"
add_fileset_file "sobel_filter_bb_B5.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5.sv"
add_fileset_file "sobel_filter_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body4_s_c0_enter27631_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body4_s_c0_enter27631_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit280_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit280_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr27631_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr27631_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i8_fpga_indvars_iv43_pop26_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i8_fpga_indvars_iv43_pop26_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond134_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond134_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i8_fpga_indvars_iv43_push26_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i8_fpga_indvars_iv43_push26_0.sv"
add_fileset_file "sobel_filter_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_merge_reg.sv"
add_fileset_file "sobel_filter_B5_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_branch.sv"
add_fileset_file "sobel_filter_B5_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B5_merge.sv"
add_fileset_file "sobel_filter_bb_B6.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6.sv"
add_fileset_file "sobel_filter_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6_stall_region.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27_0_reg.sv"
add_fileset_file "sobel_filter_B6_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B6_branch.sv"
add_fileset_file "sobel_filter_B6_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B6_merge.sv"
add_fileset_file "sobel_filter_bb_B7.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7.sv"
add_fileset_file "sobel_filter_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_s_c0_enter28432_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_s_c0_enter28432_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit289_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit289_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000003Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr28432_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr28432_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45161_pop32_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45161_pop32_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156157_pop31_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156157_pop31_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131168_pop33_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131168_pop33_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups122_pop30_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups122_pop30_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv22_pop29_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i5_fpga_indvars_iv22_pop29_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45161_push32_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45161_push32_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156157_push31_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156157_push31_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration121_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration121_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131168_push33_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131168_push33_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond129_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond129_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups122_push30_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups122_push30_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv22_push29_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i5_fpga_indvars_iv22_push29_0.sv"
add_fileset_file "sobel_filter_B7_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_merge_reg.sv"
add_fileset_file "sobel_filter_B7_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_branch.sv"
add_fileset_file "sobel_filter_B7_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B7_merge.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going119_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going133_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going140_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going153_1_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going82_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_6_valid_fifo.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "sobel_filter_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_0.sv"
add_fileset_file "sobel_filter_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_1.sv"
add_fileset_file "sobel_filter_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_2.sv"
add_fileset_file "sobel_filter_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_3.sv"
add_fileset_file "sobel_filter_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_4.sv"
add_fileset_file "sobel_filter_loop_limiter_5.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_5.sv"
add_fileset_file "sobel_filter_loop_limiter_6.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_6.sv"
add_fileset_file "sobel_filter_loop_limiter_7.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_7.sv"
add_fileset_file "sobel_filter_loop_limiter_8.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_loop_limiter_8.sv"
add_fileset_file "sobel_filter_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B10_sr_0.sv"
add_fileset_file "sobel_filter_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B11_sr_0.sv"
add_fileset_file "sobel_filter_bb_B12_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B12_sr_1.sv"
add_fileset_file "sobel_filter_bb_B13.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13.sv"
add_fileset_file "sobel_filter_bb_B13_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body5_i47A000000Zr37535_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body5_i47A000000Zr37535_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit393_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit393_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000007Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr37535_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr37535_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi46_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1479_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1479_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm14910_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm14910_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15111_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15111_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15312_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15312_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15513_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15513_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15714_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15714_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm15915_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm15915_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm16116_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm16116_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_12_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_12_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv37_pop45_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv37_pop45_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45165_pop47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45165_pop47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28179_pop49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28179_pop49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131172_pop48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131172_pop48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i1_0_i29140_pop46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i1_0_i29140_pop46_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv37_push45_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv37_push45_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45165_push47_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45165_push47_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28179_push49_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28179_push49_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131172_push48_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131172_push48_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i1_0_i29140_push46_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i1_0_i29140_push46_0.sv"
add_fileset_file "sobel_filter_B13_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_merge_reg.sv"
add_fileset_file "sobel_filter_B13_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_merge.sv"
add_fileset_file "sobel_filter_B13_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B13_branch.sv"
add_fileset_file "sobel_filter_bb_B13_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B13_sr_1.sv"
add_fileset_file "sobel_filter_bb_B14.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14.sv"
add_fileset_file "sobel_filter_bb_B14_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_i1A000000Zr42038_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_i1A000000Zr42038_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit445_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit445_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000008Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr42038_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr42038_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45166_pop73_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45166_pop73_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28180_pop75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi18_pop28180_pop75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131173_pop74_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131173_pop74_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp73188_pop79_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp73188_pop79_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups64_pop72_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups64_pop72_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_acl_141185_pop76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_acl_141185_pop76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_add_i15_i125151_pop71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_add_i15_i125151_pop71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_inc_i_i126152_pop70_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_inc_i_i126152_pop70_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_pre144_pop69_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_pre144_pop69_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv34_pop68_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv34_pop68_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i78186_pop77_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i78186_pop77_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45166_push73_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45166_push73_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28180_push75_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi18_pop28180_push75_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131173_push74_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131173_push74_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp73188_push79_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp73188_push79_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups64_push72_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups64_push72_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_acl_141185_push76_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_acl_141185_push76_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_add_i15_i125151_push71_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_add_i15_i125151_push71_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_inc_i_i126152_push70_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_inc_i_i126152_push70_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_pre144_push69_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_pre144_push69_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv34_push68_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv34_push68_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i78186_push77_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i78186_push77_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop78_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop78_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush78_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush78_sobel_filter0.sv"
add_fileset_file "sobel_filter_B14_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_merge_reg.sv"
add_fileset_file "sobel_filter_B14_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_branch.sv"
add_fileset_file "sobel_filter_B14_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B14_merge.sv"
add_fileset_file "sobel_filter_bb_B14_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B14_sr_1.sv"
add_fileset_file "sobel_filter_bb_B15_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B15_sr_0.sv"
add_fileset_file "sobel_filter_bb_B16_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B16_sr_1.sv"
add_fileset_file "sobel_filter_bb_B17_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B17_sr_0.sv"
add_fileset_file "sobel_filter_bb_B18_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B18_sr_0.sv"
add_fileset_file "sobel_filter_bb_B19_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B19_sr_0.sv"
add_fileset_file "sobel_filter_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B1_start_sr_1.sv"
add_fileset_file "sobel_filter_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B2_sr_0.sv"
add_fileset_file "sobel_filter_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B3_sr_1.sv"
add_fileset_file "sobel_filter_bb_B4_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B4_sr_0.sv"
add_fileset_file "sobel_filter_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B5_sr_1.sv"
add_fileset_file "sobel_filter_bb_B6_sr_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B6_sr_0.sv"
add_fileset_file "sobel_filter_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B7_sr_1.sv"
add_fileset_file "sobel_filter_bb_B8.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8.sv"
add_fileset_file "sobel_filter_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body5_i_s_c0_enter29733_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body5_i_s_c0_enter29733_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit307_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit307_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000004Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr29733_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr29733_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi50_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi50_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi51_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi51_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi52_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi52_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi53_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_ffwd_dest_i32_conv_fsi53_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1202_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1202_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1223_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1223_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1244_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1244_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1265_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1265_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1286_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1286_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1307_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1307_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1328_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1328_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_lm1_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_lm1_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_mem_unnamed_10_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_mem_unnamed_10_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going112_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going112_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv28_pop34_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i18_fpga_indvars_iv28_pop34_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45162_pop37_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45162_pop37_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156158_pop36_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156158_pop36_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27176_pop39_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27176_pop39_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131169_pop38_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131169_pop38_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_i1_0_i136_pop35_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_i1_0_i136_pop35_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv28_push34_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i18_fpga_indvars_iv28_push34_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45162_push37_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45162_push37_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156158_push36_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156158_push36_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27176_push39_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27176_push39_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131169_push38_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131169_push38_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond113_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond113_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_i1_0_i136_push35_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_i1_0_i136_push35_0.sv"
add_fileset_file "sobel_filter_B8_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_merge_reg.sv"
add_fileset_file "sobel_filter_B8_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_merge.sv"
add_fileset_file "sobel_filter_B8_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B8_branch.sv"
add_fileset_file "sobel_filter_bb_B8_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B8_sr_1.sv"
add_fileset_file "sobel_filter_bb_B9.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9.sv"
add_fileset_file "sobel_filter_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9_stall_region.sv"
add_fileset_file "sobel_filter_i_sfc_s_c0_in_for_body_i_i_A000000Zr31837_sobel_filter1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_s_c0_in_for_body_i_i_A000000Zr31837_sobel_filter1.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit337_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000000Zxit337_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zilter1_full_detector.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zilter1_full_detector.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zel_filter1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_sfc_exit_s_c0_oA000005Zel_filter1_data_fifo.sv"
add_fileset_file "sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr31837_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_sfc_logic_s_c0_in_for_bodA000000Zr31837_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pipeline_keep_going98_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pipeline_keep_going98_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_exitcond45163_pop61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_exitcond45163_pop61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_forked156159_pop60_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_forked156159_pop60_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27177_pop63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_memdep_phi_pop27177_pop63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp110184_pop67_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp110184_pop67_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i1_notcmp131170_pop62_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i1_notcmp131170_pop62_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i2_cleanups101_pop59_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i2_cleanups101_pop59_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_acl_114181_pop64_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_acl_114181_pop64_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_add_i15_i147_pop58_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_add_i15_i147_pop58_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_inc_i_i148_pop57_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_inc_i_i148_pop57_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i32_pre_pop56_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i32_pre_pop56_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv25_pop55_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i4_fpga_indvars_iv25_pop55_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i182_pop65_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_i64_idxprom43_i_i182_pop65_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_exitcond45163_push61_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_exitcond45163_push61_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_forked156159_push60_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_forked156159_push60_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_lastiniteration100_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_lastiniteration100_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27177_push63_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_memdep_phi_pop27177_push63_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp110184_push67_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp110184_push67_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notcmp131170_push62_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notcmp131170_push62_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i1_notexitcond108_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i1_notexitcond108_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i2_cleanups101_push59_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i2_cleanups101_push59_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_acl_114181_push64_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_acl_114181_push64_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_add_i15_i147_push58_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_add_i15_i147_push58_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_inc_i_i148_push57_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_inc_i_i148_push57_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i32_pre_push56_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i32_pre_push56_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv25_push55_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i4_fpga_indvars_iv25_push55_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i182_push65_0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_i64_idxprom43_i_i182_push65_0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop66_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_pop_s_case_assiA000000Z_pop66_sobel_filter0.sv"
add_fileset_file "sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush66_sobel_filter0.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_i_llvm_fpga_push_s_case_assA000000Zpush66_sobel_filter0.sv"
add_fileset_file "sobel_filter_B9_merge_reg.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_merge_reg.sv"
add_fileset_file "sobel_filter_B9_branch.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_branch.sv"
add_fileset_file "sobel_filter_B9_merge.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_B9_merge.sv"
add_fileset_file "sobel_filter_bb_B9_sr_1.sv" SYSTEM_VERILOG PATH "ip/sobel_filter_bb_B9_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem2x.v" SYSTEM_VERILOG PATH "ip/acl_mem2x.v"
add_fileset_file "acl_mem_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_mem_staging_reg.v"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "sobel_filter_internal.v" SYSTEM_VERILOG PATH "sobel_filter_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### Clock at 2x frequency for double pumped regions
add_interface clock2x clock end
set_interface_property clock2x ENABLED true
set_interface_assignment clock2x hls.cosim.name {$clock2x}
add_interface_port clock2x clock2x clk input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Parameter idx interface
add_interface idx conduit sink
set_interface_property idx associatedClock clock
set_interface_property idx associatedReset reset
set_interface_assignment idx hls.cosim.name {idx}
add_interface_port idx idx data input 32

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
