blk_mem_gen_3.v,verilog,xil_defaultlib,../../../../FinalProject.gen/sources_1/ip/blk_mem_gen_3_1/sim/blk_mem_gen_3.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
