+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.048976    0.004493    0.632348 v _213_/A (sg13g2_nand3_1)
     2    0.012307    0.096785    0.100296    0.732644 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.096805    0.001105    0.733749 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001974    0.045951    0.103371    0.837120 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.045951    0.000074    0.837194 v _300_/D (sg13g2_dfrbpq_1)
                                              0.837194   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    0.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346279   clock uncertainty
                                  0.000000    0.346279   clock reconvergence pessimism
                                 -0.054300    0.291979   library hold time
                                              0.291979   data required time
---------------------------------------------------------------------------------------------
                                              0.291979   data required time
                                             -0.837194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545215   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.048861    0.004038    0.631894 v _195_/B (sg13g2_xor2_1)
     2    0.010355    0.076751    0.138889    0.770782 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.076755    0.000671    0.771454 v _196_/B (sg13g2_xor2_1)
     1    0.004210    0.049334    0.108199    0.879652 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049334    0.000239    0.879892 v _295_/D (sg13g2_dfrbpq_1)
                                              0.879892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    0.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346270   clock uncertainty
                                  0.000000    0.346270   clock reconvergence pessimism
                                 -0.055662    0.290607   library hold time
                                              0.290607   data required time
---------------------------------------------------------------------------------------------
                                              0.290607   data required time
                                             -0.879892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589284   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.049062    0.004812    0.632668 v _191_/B (sg13g2_xnor2_1)
     2    0.010923    0.122406    0.146221    0.778889 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.122450    0.000662    0.779550 v _192_/B (sg13g2_xnor2_1)
     1    0.001797    0.044323    0.110066    0.889616 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.044323    0.000069    0.889685 v _294_/D (sg13g2_dfrbpq_1)
                                              0.889685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346070   clock uncertainty
                                  0.000000    0.346070   clock reconvergence pessimism
                                 -0.053647    0.292423   library hold time
                                              0.292423   data required time
---------------------------------------------------------------------------------------------
                                              0.292423   data required time
                                             -0.889685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597262   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.048237    0.000247    0.628103 v _205_/B (sg13g2_nand2_1)
     1    0.005387    0.056141    0.069571    0.697674 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.056141    0.000402    0.698075 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006051    0.080656    0.095375    0.793450 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.080656    0.000246    0.793696 v _211_/A (sg13g2_xnor2_1)
     1    0.001707    0.043120    0.106816    0.900512 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.043120    0.000064    0.900576 v _299_/D (sg13g2_dfrbpq_2)
                                              0.900576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.347595   clock uncertainty
                                  0.000000    0.347595   clock reconvergence pessimism
                                 -0.052697    0.294898   library hold time
                                              0.294898   data required time
---------------------------------------------------------------------------------------------
                                              0.294898   data required time
                                             -0.900576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605678   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.048550    0.002596    0.630452 v _202_/B (sg13g2_xor2_1)
     2    0.012761    0.088534    0.155806    0.786257 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.088540    0.000803    0.787060 v _204_/A (sg13g2_xor2_1)
     1    0.003123    0.044188    0.114038    0.901098 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.044188    0.000234    0.901333 v _297_/D (sg13g2_dfrbpq_1)
                                              0.901333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.347543   clock uncertainty
                                  0.000000    0.347543   clock reconvergence pessimism
                                 -0.053111    0.294433   library hold time
                                              0.294433   data required time
---------------------------------------------------------------------------------------------
                                              0.294433   data required time
                                             -0.901333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606900   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    0.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020128    0.114536    0.327875    0.524154 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.114545    0.001042    0.525196 v output2/A (sg13g2_buf_2)
     1    0.051137    0.142766    0.246469    0.771665 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.142806    0.002276    0.773941 v sign (out)
                                              0.773941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.773941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623941   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068052    0.000391    0.487381 v fanout53/A (sg13g2_buf_8)
     8    0.041190    0.048235    0.140475    0.627855 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.049063    0.004812    0.632668 v _218_/A1 (sg13g2_o21ai_1)
     1    0.008880    0.108942    0.195166    0.827834 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.108945    0.000709    0.828543 ^ _219_/A (sg13g2_inv_1)
     1    0.006966    0.058880    0.086793    0.915337 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.058916    0.000690    0.916027 v _301_/D (sg13g2_dfrbpq_1)
                                              0.916027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346276   clock uncertainty
                                  0.000000    0.346276   clock reconvergence pessimism
                                 -0.059522    0.286755   library hold time
                                              0.286755   data required time
---------------------------------------------------------------------------------------------
                                              0.286755   data required time
                                             -0.916027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629272   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068051    0.000278    0.487267 v fanout54/A (sg13g2_buf_2)
     5    0.031431    0.098111    0.181376    0.668643 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.098145    0.001702    0.670345 v _199_/B (sg13g2_xnor2_1)
     2    0.010926    0.123796    0.168914    0.839259 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.123798    0.000684    0.839944 v _200_/B (sg13g2_xor2_1)
     1    0.001528    0.037190    0.106803    0.946747 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.037190    0.000059    0.946806 v _296_/D (sg13g2_dfrbpq_1)
                                              0.946806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039759    0.000845    0.197817 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.347817   clock uncertainty
                                  0.000000    0.347817   clock reconvergence pessimism
                                 -0.050291    0.297526   library hold time
                                              0.297526   data required time
---------------------------------------------------------------------------------------------
                                              0.297526   data required time
                                             -0.946806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649280   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000891    0.196276 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010740    0.068051    0.290713    0.486990 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.068051    0.000278    0.487267 v fanout54/A (sg13g2_buf_2)
     5    0.031431    0.098111    0.181376    0.668643 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.098154    0.001905    0.670548 v _206_/B (sg13g2_xnor2_1)
     2    0.010229    0.117558    0.163947    0.834495 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.117559    0.000599    0.835094 v _208_/A (sg13g2_xor2_1)
     1    0.004085    0.048752    0.132378    0.967472 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048752    0.000163    0.967635 v _298_/D (sg13g2_dfrbpq_1)
                                              0.967635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.347570   clock uncertainty
                                  0.000000    0.347570   clock reconvergence pessimism
                                 -0.054949    0.292621   library hold time
                                              0.292621   data required time
---------------------------------------------------------------------------------------------
                                              0.292621   data required time
                                             -0.967635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675013   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    0.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020128    0.114536    0.327875    0.524154 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.114550    0.001267    0.525421 v _127_/A (sg13g2_inv_1)
     1    0.006784    0.068385    0.090786    0.616206 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.068387    0.000484    0.616690 ^ output3/A (sg13g2_buf_2)
     1    0.052656    0.175362    0.233006    0.849697 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.175477    0.002612    0.852308 ^ signB (out)
                                              0.852308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.852308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702308   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063324    0.007622    0.634643 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004661    0.067374    0.131413    0.766056 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.067375    0.000289    0.766345 v output12/A (sg13g2_buf_2)
     1    0.051856    0.144672    0.224381    0.990726 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.144688    0.001551    0.992277 v sine_out[17] (out)
                                              0.992277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.992277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842277   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.054934    0.000371    0.673846 ^ _281_/A (sg13g2_nor2_1)
     1    0.014056    0.089665    0.103645    0.777492 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.089734    0.002044    0.779536 v output35/A (sg13g2_buf_2)
     1    0.052209    0.145649    0.236962    1.016498 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.145666    0.001623    1.018121 v sine_out[8] (out)
                                              1.018121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.018121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.868121   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091157    0.001070    0.523290 ^ _255_/A (sg13g2_nor4_1)
     1    0.003630    0.060359    0.093040    0.616329 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.060359    0.000260    0.616589 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007209    0.129020    0.133852    0.750442 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.129020    0.000451    0.750892 ^ output4/A (sg13g2_buf_2)
     1    0.054669    0.181778    0.266785    1.017678 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.181996    0.004323    1.022001 ^ sine_out[0] (out)
                                              1.022001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.022001   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872001   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055183    0.002749    0.676224 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006893    0.091018    0.107278    0.783501 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.091019    0.000480    0.783982 v output15/A (sg13g2_buf_2)
     1    0.053411    0.149040    0.238135    1.022117 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149259    0.004122    1.026239 v sine_out[1] (out)
                                              1.026239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.026239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876239   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091146    0.000180    0.522399 ^ fanout58/A (sg13g2_buf_1)
     5    0.024250    0.162741    0.217793    0.740192 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.162821    0.001675    0.741867 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003833    0.057556    0.090376    0.832243 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.057556    0.000265    0.832508 v output16/A (sg13g2_buf_2)
     1    0.051978    0.144951    0.219316    1.051824 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.144968    0.001607    1.053431 v sine_out[20] (out)
                                              1.053431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.053431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903431   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091146    0.000180    0.522399 ^ fanout58/A (sg13g2_buf_1)
     5    0.024250    0.162741    0.217793    0.740192 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.162814    0.001445    0.741637 ^ _160_/A (sg13g2_nor2_1)
     1    0.005619    0.047516    0.112610    0.854247 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047518    0.000343    0.854590 v output14/A (sg13g2_buf_2)
     1    0.051947    0.144829    0.213901    1.068491 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.144846    0.001583    1.070074 v sine_out[19] (out)
                                              1.070074   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.070074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.920074   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091146    0.000180    0.522399 ^ fanout58/A (sg13g2_buf_1)
     5    0.024250    0.162741    0.217793    0.740192 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.162821    0.001661    0.741853 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006868    0.070535    0.107472    0.849325 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.070538    0.000526    0.849851 v output11/A (sg13g2_buf_2)
     1    0.051894    0.144735    0.226294    1.076145 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.144746    0.001339    1.077484 v sine_out[16] (out)
                                              1.077484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.077484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927484   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063894    0.008987    0.636008 ^ fanout64/A (sg13g2_buf_8)
     8    0.034580    0.047232    0.128773    0.764781 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.047327    0.001797    0.766578 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004233    0.074865    0.095190    0.861767 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.074865    0.000270    0.862038 v output36/A (sg13g2_buf_2)
     1    0.052025    0.145127    0.228684    1.090721 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.145143    0.001584    1.092305 v sine_out[9] (out)
                                              1.092305   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.092305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942305   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063894    0.008987    0.636008 ^ fanout64/A (sg13g2_buf_8)
     8    0.034580    0.047232    0.128773    0.764781 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.047322    0.001749    0.766530 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004394    0.076177    0.096322    0.862852 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.076178    0.000286    0.863138 v output8/A (sg13g2_buf_2)
     1    0.051968    0.144995    0.229268    1.092406 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145011    0.001602    1.094007 v sine_out[13] (out)
                                              1.094007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.094007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944007   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063894    0.008987    0.636008 ^ fanout64/A (sg13g2_buf_8)
     8    0.034580    0.047232    0.128773    0.764781 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.047364    0.002150    0.766931 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004347    0.075795    0.095999    0.862930 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.075795    0.000294    0.863224 v output6/A (sg13g2_buf_2)
     1    0.052597    0.146172    0.228809    1.092034 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.146357    0.003686    1.095719 v sine_out[11] (out)
                                              1.095719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.095719   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945719   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.062735    0.005976    0.632998 ^ fanout66/A (sg13g2_buf_8)
     8    0.035445    0.047779    0.128636    0.761634 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.047875    0.002252    0.763886 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003640    0.068664    0.102104    0.865990 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.068664    0.000263    0.866253 v output29/A (sg13g2_buf_2)
     1    0.054633    0.152022    0.228269    1.094521 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.152266    0.004439    1.098960 v sine_out[32] (out)
                                              1.098960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.098960   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948960   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063486    0.008029    0.635050 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007953    0.067514    0.133210    0.768260 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.067517    0.000483    0.768743 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004608    0.066062    0.104430    0.873173 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.066062    0.000296    0.873469 v output23/A (sg13g2_buf_2)
     1    0.054627    0.151180    0.227171    1.100640 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.151383    0.003976    1.104616 v sine_out[27] (out)
                                              1.104616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.104616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954616   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063486    0.008029    0.635050 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007953    0.067514    0.133210    0.768260 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.067516    0.000449    0.768709 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004929    0.055691    0.116322    0.885031 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.055692    0.000315    0.885346 v output13/A (sg13g2_buf_2)
     1    0.051911    0.144769    0.218219    1.103564 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144785    0.001570    1.105134 v sine_out[18] (out)
                                              1.105134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.105134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.955134   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063894    0.008987    0.636008 ^ fanout64/A (sg13g2_buf_8)
     8    0.034580    0.047232    0.128773    0.764781 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.047329    0.001821    0.766602 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.006177    0.084676    0.108957    0.875559 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.084676    0.000375    0.875934 v output5/A (sg13g2_buf_2)
     1    0.052925    0.147380    0.235678    1.111613 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.147394    0.001505    1.113117 v sine_out[10] (out)
                                              1.113117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.113117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.963117   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    0.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009039    0.071726    0.288994    0.485264 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.071732    0.000709    0.485973 ^ fanout71/A (sg13g2_buf_8)
     8    0.055626    0.062516    0.144890    0.630863 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.062868    0.003588    0.634451 ^ fanout70/A (sg13g2_buf_8)
     8    0.042964    0.052891    0.132870    0.767321 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.053251    0.002334    0.769655 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006026    0.089352    0.121534    0.891189 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.089353    0.000385    0.891574 v output28/A (sg13g2_buf_2)
     1    0.053795    0.149215    0.237957    1.129532 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.149432    0.004122    1.133654 v sine_out[31] (out)
                                              1.133654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.133654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.983654   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004419    0.045356    0.269104    0.466674 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045356    0.000324    0.466999 ^ fanout63/A (sg13g2_buf_2)
     5    0.034437    0.122298    0.176812    0.643810 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.122556    0.004173    0.647984 ^ fanout59/A (sg13g2_buf_8)
     8    0.045368    0.056794    0.165100    0.813083 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.056883    0.001078    0.814162 ^ _275_/A (sg13g2_nor2_1)
     1    0.010570    0.072721    0.091051    0.905212 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072738    0.000912    0.906124 v output30/A (sg13g2_buf_2)
     1    0.053782    0.149114    0.229139    1.135264 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.149320    0.003999    1.139263 v sine_out[3] (out)
                                              1.139263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.139263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989263   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039759    0.000845    0.197817 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014122    0.084761    0.304846    0.502663 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.084772    0.000988    0.503651 v fanout68/A (sg13g2_buf_8)
     8    0.042137    0.048781    0.149925    0.653575 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049734    0.004224    0.657799 v _215_/B (sg13g2_nand3_1)
     2    0.006733    0.063922    0.081713    0.739512 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.063924    0.000398    0.739909 ^ _284_/B (sg13g2_and2_1)
     1    0.010563    0.084394    0.177021    0.916931 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.084402    0.000852    0.917783 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.174640    0.241063    1.158846 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174803    0.003480    1.162326 ^ sine_out[12] (out)
                                              1.162326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.162326   data arrival time
---------------------------------------------------------------------------------------------
                                              1.012326   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004419    0.045356    0.269104    0.466674 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045356    0.000324    0.466999 ^ fanout63/A (sg13g2_buf_2)
     5    0.034437    0.122298    0.176812    0.643810 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.122556    0.004173    0.647984 ^ fanout59/A (sg13g2_buf_8)
     8    0.045368    0.056794    0.165100    0.813083 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.056916    0.001419    0.814503 ^ _212_/A (sg13g2_nor2_1)
     2    0.014706    0.092960    0.107889    0.922391 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.092986    0.001282    0.923673 v output26/A (sg13g2_buf_2)
     1    0.054290    0.150888    0.242359    1.166032 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.150914    0.001967    1.167999 v sine_out[2] (out)
                                              1.167999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.167999   data arrival time
---------------------------------------------------------------------------------------------
                                              1.017999   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.062735    0.005976    0.632998 ^ fanout66/A (sg13g2_buf_8)
     8    0.035445    0.047779    0.128636    0.761634 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.047812    0.001746    0.763380 ^ _135_/B (sg13g2_nor2_1)
     1    0.003963    0.035870    0.053473    0.816852 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.035871    0.000283    0.817136 v _174_/A (sg13g2_nand2_1)
     1    0.003541    0.038873    0.049449    0.866584 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.038873    0.000258    0.866842 ^ _175_/B (sg13g2_nand2_1)
     1    0.004668    0.062321    0.085826    0.952668 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.062322    0.000342    0.953010 v output22/A (sg13g2_buf_2)
     1    0.055004    0.152110    0.225720    1.178730 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.152328    0.004166    1.182897 v sine_out[26] (out)
                                              1.182897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182897   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032897   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.057552    0.008146    0.626638 v _151_/B (sg13g2_nand2_2)
     5    0.024140    0.090137    0.103388    0.730026 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.090158    0.001139    0.731165 ^ _166_/B (sg13g2_nor2_1)
     1    0.002920    0.039919    0.065888    0.797053 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.039919    0.000116    0.797169 v _167_/B (sg13g2_nor2_1)
     1    0.007761    0.124957    0.123099    0.920268 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.124963    0.000648    0.920916 ^ output19/A (sg13g2_buf_2)
     1    0.054012    0.179740    0.263872    1.184788 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.179928    0.003887    1.188675 ^ sine_out[23] (out)
                                              1.188675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.188675   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038675   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107588    0.002908    1.315630 v _293_/D (sg13g2_dfrbpq_1)
                                              1.315630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346077   clock uncertainty
                                  0.000000    0.346077   clock reconvergence pessimism
                                 -0.079127    0.266950   library hold time
                                              0.266950   data required time
---------------------------------------------------------------------------------------------
                                              0.266950   data required time
                                             -1.315630   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055402    0.004013    0.677488 ^ _130_/B (sg13g2_nor2_1)
     2    0.017110    0.101085    0.111065    0.788554 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101146    0.001656    0.790210 v _136_/B (sg13g2_nand2b_2)
     4    0.022143    0.092341    0.110209    0.900419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.092358    0.001044    0.901463 ^ _278_/A (sg13g2_nor2_1)
     1    0.004658    0.051775    0.083652    0.985115 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051776    0.000323    0.985438 v output33/A (sg13g2_buf_2)
     1    0.052367    0.145501    0.215696    1.201134 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.145670    0.003463    1.204597 v sine_out[6] (out)
                                              1.204597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.204597   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054597   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    0.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009039    0.071726    0.288994    0.485264 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.071732    0.000709    0.485973 ^ fanout71/A (sg13g2_buf_8)
     8    0.055626    0.062516    0.144890    0.630863 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.063048    0.004451    0.635314 ^ _140_/B (sg13g2_nor2_2)
     5    0.036282    0.105308    0.120780    0.756095 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105425    0.002910    0.759005 v _169_/A (sg13g2_nand2_1)
     1    0.005345    0.060270    0.085055    0.844060 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.060271    0.000586    0.844646 ^ _170_/B (sg13g2_nand2_1)
     1    0.008242    0.095345    0.119975    0.964621 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.095384    0.000611    0.965232 v output20/A (sg13g2_buf_2)
     1    0.053382    0.148207    0.240573    1.205805 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.148407    0.003909    1.209715 v sine_out[24] (out)
                                              1.209715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.209715   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055402    0.004013    0.677488 ^ _130_/B (sg13g2_nor2_1)
     2    0.017110    0.101085    0.111065    0.788554 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101146    0.001656    0.790210 v _136_/B (sg13g2_nand2b_2)
     4    0.022143    0.092341    0.110209    0.900419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.092397    0.001868    0.902287 ^ _279_/A (sg13g2_nor2_1)
     1    0.009164    0.071325    0.103515    1.005802 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.071333    0.000785    1.006587 v output34/A (sg13g2_buf_2)
     1    0.052181    0.145482    0.227148    1.233736 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.145496    0.001495    1.235231 v sine_out[7] (out)
                                              1.235231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.235231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085231   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.062735    0.005976    0.632998 ^ fanout66/A (sg13g2_buf_8)
     8    0.035445    0.047779    0.128636    0.761634 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.047980    0.002502    0.764135 ^ _183_/A (sg13g2_and2_1)
     2    0.007621    0.067076    0.148278    0.912413 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.067076    0.000231    0.912644 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003749    0.048804    0.107739    1.020383 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.048805    0.000260    1.020643 v output25/A (sg13g2_buf_2)
     1    0.054004    0.149953    0.218398    1.239041 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.149970    0.001641    1.240683 v sine_out[29] (out)
                                              1.240683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.240683   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090683   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055402    0.004013    0.677488 ^ _130_/B (sg13g2_nor2_1)
     2    0.017110    0.101085    0.111065    0.788554 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101146    0.001656    0.790210 v _136_/B (sg13g2_nand2b_2)
     4    0.022143    0.092341    0.110209    0.900419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.092395    0.001833    0.902252 ^ _277_/A (sg13g2_nor2_1)
     1    0.009865    0.074574    0.106618    1.008870 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.074616    0.000807    1.009677 v output32/A (sg13g2_buf_2)
     1    0.052581    0.146129    0.228164    1.237841 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.146314    0.003682    1.241523 v sine_out[5] (out)
                                              1.241523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.241523   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091523   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.062735    0.005976    0.632998 ^ fanout66/A (sg13g2_buf_8)
     8    0.035445    0.047779    0.128636    0.761634 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.047980    0.002502    0.764135 ^ _183_/A (sg13g2_and2_1)
     2    0.007621    0.067076    0.148278    0.912413 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.067077    0.000371    0.912784 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004865    0.053288    0.108765    1.021549 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.053288    0.000319    1.021868 v output27/A (sg13g2_buf_2)
     1    0.053473    0.149202    0.216848    1.238717 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.149597    0.005840    1.244557 v sine_out[30] (out)
                                              1.244557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.244557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094556   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044547    0.002423    0.758143 v _150_/B (sg13g2_and2_1)
     3    0.011858    0.075432    0.149404    0.907547 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.075438    0.000716    0.908263 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003113    0.066412    0.112803    1.021066 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.066412    0.000228    1.021294 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.174947    0.230952    1.252246 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.175115    0.003563    1.255810 ^ sine_out[22] (out)
                                              1.255810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.255810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105809   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055402    0.004013    0.677488 ^ _130_/B (sg13g2_nor2_1)
     2    0.017110    0.101085    0.111065    0.788554 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.101146    0.001656    0.790210 v _136_/B (sg13g2_nand2b_2)
     4    0.022143    0.092341    0.110209    0.900419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.092401    0.001924    0.902342 ^ _276_/A (sg13g2_nor2_1)
     1    0.012444    0.086882    0.117882    1.020224 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.086933    0.001091    1.021315 v output31/A (sg13g2_buf_2)
     1    0.052931    0.147043    0.235412    1.256728 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.147224    0.003648    1.260376 v sine_out[4] (out)
                                              1.260376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.260376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044547    0.002423    0.758143 v _150_/B (sg13g2_and2_1)
     3    0.011858    0.075432    0.149404    0.907547 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.075437    0.000656    0.908203 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003648    0.070655    0.117813    1.026016 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.070655    0.000143    1.026159 ^ output17/A (sg13g2_buf_2)
     1    0.053255    0.177170    0.234942    1.261101 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.177339    0.003589    1.264690 ^ sine_out[21] (out)
                                              1.264690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.264690   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114690   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008626    0.069397    0.288218    0.485761 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.069397    0.000352    0.486113 ^ fanout67/A (sg13g2_buf_8)
     8    0.054150    0.061697    0.140908    0.627021 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.063147    0.007160    0.634182 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.007997    0.055569    0.129269    0.763450 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.055586    0.000784    0.764234 v _179_/B (sg13g2_nand2_1)
     2    0.014558    0.110682    0.115188    0.879422 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.110711    0.001443    0.880865 ^ _180_/B (sg13g2_nand2_1)
     1    0.010220    0.116984    0.155668    1.036533 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.116984    0.000390    1.036922 v output24/A (sg13g2_buf_2)
     1    0.053904    0.150134    0.252931    1.289854 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.150160    0.001952    1.291805 v sine_out[28] (out)
                                              1.291805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.291805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.141805   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    0.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009039    0.071726    0.288994    0.485264 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.071732    0.000709    0.485973 ^ fanout71/A (sg13g2_buf_8)
     8    0.055626    0.062516    0.144890    0.630863 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.063048    0.004451    0.635314 ^ _140_/B (sg13g2_nor2_2)
     5    0.036282    0.105308    0.120780    0.756095 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105456    0.003266    0.759361 v _144_/A (sg13g2_nand2_1)
     2    0.009433    0.082816    0.106469    0.865830 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.082852    0.000552    0.866381 ^ _145_/B (sg13g2_nand2_1)
     1    0.014245    0.150685    0.171994    1.038376 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.150725    0.002050    1.040426 v output9/A (sg13g2_buf_2)
     1    0.052091    0.145900    0.265259    1.305685 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.145917    0.001585    1.307270 v sine_out[14] (out)
                                              1.307270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.307270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157270   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    0.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023202    0.091146    0.324624    0.522219 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091158    0.001106    0.523325 ^ fanout55/A (sg13g2_buf_8)
     8    0.044529    0.054928    0.150150    0.673475 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.055288    0.003396    0.676871 ^ _143_/A (sg13g2_nor2_1)
     2    0.011359    0.076194    0.093711    0.770582 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.076201    0.000583    0.771165 v _147_/A (sg13g2_nand2_1)
     2    0.019283    0.137689    0.142197    0.913362 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.137725    0.001871    0.915232 ^ _149_/B (sg13g2_nand2_1)
     1    0.013696    0.151413    0.191376    1.106608 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.151422    0.001285    1.107893 v output10/A (sg13g2_buf_2)
     1    0.052085    0.145894    0.265564    1.373458 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.145911    0.001590    1.375048 v sine_out[15] (out)
                                              1.375048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.375048   data arrival time
---------------------------------------------------------------------------------------------
                                              1.225048   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    0.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008727    0.058260    0.282487    0.478756 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.058268    0.000682    0.479439 v fanout71/A (sg13g2_buf_8)
     8    0.053950    0.055905    0.142124    0.621562 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.056271    0.003469    0.625031 v fanout70/A (sg13g2_buf_8)
     8    0.041780    0.048223    0.134897    0.759928 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.048697    0.002344    0.762272 v _146_/B1 (sg13g2_o21ai_1)
     4    0.021450    0.172635    0.159696    0.921968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.172653    0.001475    0.923443 ^ _171_/A (sg13g2_nand2_1)
     1    0.007483    0.100214    0.146667    1.070110 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.100216    0.000594    1.070703 v _172_/B (sg13g2_nand2_1)
     1    0.005917    0.065427    0.095496    1.166199 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.065429    0.000375    1.166574 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.180465    0.234922    1.401496 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.180554    0.001949    1.403445 ^ sine_out[25] (out)
                                              1.403445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.403445   data arrival time
---------------------------------------------------------------------------------------------
                                              1.253445   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058767    0.004031    1.201609 ^ fanout75/A (sg13g2_buf_8)
     8    0.045300    0.054438    0.130916    1.332525 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.054963    0.003758    1.336283 ^ _226_/B (sg13g2_xor2_1)
     3    0.015112    0.227879    0.258859    1.595141 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.227885    0.000929    1.596070 ^ _240_/B (sg13g2_nand2_1)
     3    0.016356    0.188891    0.246467    1.842537 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.188903    0.001557    1.844094 v _266_/C (sg13g2_and3_1)
     1    0.003710    0.041966    0.199536    2.043630 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.041966    0.000148    2.043777 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004110    0.120229    0.129362    2.173140 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.120229    0.000166    2.173306 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005070    0.092025    0.132498    2.305804 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.092025    0.000342    2.306146 v _273_/A (sg13g2_nor2_1)
     1    0.005231    0.103408    0.129734    2.435879 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.103408    0.000338    2.436218 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006893    0.114157    0.136459    2.572677 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.114157    0.000481    2.573158 v output15/A (sg13g2_buf_2)
     1    0.053411    0.149229    0.249176    2.822334 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149447    0.004122    2.826456 v sine_out[1] (out)
                                              2.826456   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.826456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.023544   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361817    0.001149    1.690397 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007541    0.136630    0.236204    1.926602 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.136630    0.000289    1.926890 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004482    0.131278    0.170383    2.097273 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.131278    0.000294    2.097567 ^ _239_/B (sg13g2_and3_1)
     1    0.003636    0.054477    0.219812    2.317379 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.054477    0.000143    2.317522 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007111    0.132127    0.134015    2.451537 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.132128    0.000442    2.451979 v output4/A (sg13g2_buf_2)
     1    0.054669    0.152539    0.259646    2.711625 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.152772    0.004320    2.715945 v sine_out[0] (out)
                                              2.715945   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.715945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.134055   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361822    0.001603    1.690851 ^ _147_/B (sg13g2_nand2_1)
     2    0.018961    0.238239    0.317706    2.008558 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.238249    0.001594    2.010152 v _275_/B (sg13g2_nor2_1)
     1    0.010669    0.188720    0.219501    2.229653 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.188726    0.000927    2.230579 ^ output30/A (sg13g2_buf_2)
     1    0.053782    0.179513    0.290402    2.520981 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.179710    0.004002    2.524983 ^ sine_out[3] (out)
                                              2.524983   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.524983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325017   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361822    0.001603    1.690851 ^ _147_/B (sg13g2_nand2_1)
     2    0.018961    0.238239    0.317706    2.008558 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.238253    0.001823    2.010380 v _149_/B (sg13g2_nand2_1)
     1    0.013794    0.139913    0.189866    2.200246 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.139923    0.001300    2.201547 ^ output10/A (sg13g2_buf_2)
     1    0.052085    0.174480    0.267816    2.469362 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174492    0.001591    2.470953 ^ sine_out[15] (out)
                                              2.470953   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.470953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379047   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361813    0.000557    1.689805 ^ _185_/B (sg13g2_nor2_2)
     5    0.023771    0.139764    0.215125    1.904930 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.139771    0.001137    1.906068 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003738    0.122248    0.163236    2.069303 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.122248    0.000271    2.069574 ^ output29/A (sg13g2_buf_2)
     1    0.054633    0.181615    0.263626    2.333200 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.181842    0.004442    2.337642 ^ sine_out[32] (out)
                                              2.337642   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.337642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512358   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361813    0.000557    1.689805 ^ _185_/B (sg13g2_nor2_2)
     5    0.023771    0.139764    0.215125    1.904930 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.139773    0.001270    1.906200 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004964    0.108581    0.167688    2.073888 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.108581    0.000328    2.074216 ^ output27/A (sg13g2_buf_2)
     1    0.053473    0.178886    0.254014    2.328230 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.179170    0.005846    2.334076 ^ sine_out[30] (out)
                                              2.334076   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.334076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515924   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361813    0.000557    1.689805 ^ _185_/B (sg13g2_nor2_2)
     5    0.023771    0.139764    0.215125    1.904930 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.139765    0.000758    1.905688 v _278_/B (sg13g2_nor2_1)
     1    0.004756    0.105336    0.129262    2.034950 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.105337    0.000331    2.035282 ^ output33/A (sg13g2_buf_2)
     1    0.052367    0.174532    0.251812    2.287094 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174695    0.003465    2.290559 ^ sine_out[6] (out)
                                              2.290559   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.290559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559441   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107622    0.003309    1.316031 v _163_/A1 (sg13g2_o21ai_1)
     4    0.028091    0.458136    0.426991    1.743022 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.458154    0.002415    1.745437 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006177    0.138271    0.244976    1.990413 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.138272    0.000375    1.990788 v output5/A (sg13g2_buf_2)
     1    0.052925    0.147823    0.261167    2.251956 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.147837    0.001505    2.253460 v sine_out[10] (out)
                                              2.253460   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.253460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596540   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107622    0.003309    1.316031 v _163_/A1 (sg13g2_o21ai_1)
     4    0.028091    0.458136    0.426991    1.743022 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.458158    0.002670    1.745692 ^ _276_/B (sg13g2_nor2_1)
     1    0.012444    0.159037    0.220580    1.966272 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.159043    0.001092    1.967363 v output31/A (sg13g2_buf_2)
     1    0.052931    0.147691    0.269228    2.236592 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.147800    0.003648    2.240240 v sine_out[4] (out)
                                              2.240240   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.240240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609760   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051100    0.006171    1.368245 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021450    0.361812    0.321004    1.689249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.361821    0.001475    1.690724 ^ _171_/A (sg13g2_nand2_1)
     1    0.007483    0.141853    0.194797    1.885521 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.141853    0.000594    1.886115 v _172_/B (sg13g2_nand2_1)
     1    0.005917    0.075659    0.109956    1.996071 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.075660    0.000375    1.996446 ^ output21/A (sg13g2_buf_2)
     1    0.054122    0.180477    0.240768    2.237214 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.180566    0.001949    2.239163 ^ sine_out[25] (out)
                                              2.239163   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.239163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610837   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107622    0.003309    1.316031 v _163_/A1 (sg13g2_o21ai_1)
     4    0.028091    0.458136    0.426991    1.743022 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.458155    0.002470    1.745492 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003749    0.138065    0.208885    1.954376 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.138065    0.000260    1.954637 v output25/A (sg13g2_buf_2)
     1    0.054004    0.150515    0.262997    2.217633 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.150532    0.001641    2.219275 v sine_out[29] (out)
                                              2.219275   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.219275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630725   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107622    0.003309    1.316031 v _163_/A1 (sg13g2_o21ai_1)
     4    0.028091    0.458136    0.426991    1.743022 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.458152    0.002263    1.745285 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003550    0.117512    0.218790    1.964074 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.117512    0.000138    1.964213 v output17/A (sg13g2_buf_2)
     1    0.053255    0.148081    0.250845    2.215058 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.148186    0.003587    2.218645 v sine_out[21] (out)
                                              2.218645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.218645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.631355   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053165    0.004058    1.228657 v _153_/B (sg13g2_nor2_1)
     3    0.020013    0.277177    0.242226    1.470883 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.277212    0.002590    1.473473 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003498    0.075817    0.112089    1.585562 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.075817    0.000139    1.585701 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004760    0.192955    0.239179    1.824880 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.192955    0.000298    1.825177 ^ output12/A (sg13g2_buf_2)
     1    0.051856    0.174188    0.289320    2.114497 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.174199    0.001551    2.116048 ^ sine_out[17] (out)
                                              2.116048   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.116048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733952   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007170    0.060871    0.280646    0.476716 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.060874    0.000472    0.477188 ^ fanout74/A (sg13g2_buf_1)
     5    0.029484    0.195279    0.223224    0.700412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.195438    0.004584    0.704995 ^ fanout73/A (sg13g2_buf_2)
     5    0.027557    0.105025    0.232574    0.937569 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.105027    0.000658    0.938227 ^ _137_/B (sg13g2_nand3_1)
     5    0.030898    0.445720    0.419662    1.357890 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.445728    0.001629    1.359518 v _138_/B (sg13g2_nor2_1)
     2    0.014609    0.277091    0.326101    1.685619 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.277091    0.000598    1.686217 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004394    0.100818    0.184977    1.871194 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.100819    0.000286    1.871480 v output8/A (sg13g2_buf_2)
     1    0.051968    0.145113    0.242133    2.113613 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145130    0.001602    2.115215 v sine_out[13] (out)
                                              2.115215   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.115215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734785   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007170    0.060871    0.280646    0.476716 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.060874    0.000472    0.477188 ^ fanout74/A (sg13g2_buf_1)
     5    0.029484    0.195279    0.223224    0.700412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.195438    0.004584    0.704995 ^ fanout73/A (sg13g2_buf_2)
     5    0.027557    0.105025    0.232574    0.937569 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.105027    0.000658    0.938227 ^ _137_/B (sg13g2_nand3_1)
     5    0.030898    0.445720    0.419662    1.357890 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.445728    0.001629    1.359518 v _138_/B (sg13g2_nor2_1)
     2    0.014609    0.277091    0.326101    1.685619 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.277091    0.000905    1.686524 ^ _279_/B (sg13g2_nor2_1)
     1    0.009164    0.103656    0.152519    1.839043 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.103660    0.000785    1.839829 v output34/A (sg13g2_buf_2)
     1    0.052181    0.145646    0.243910    2.083738 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.145660    0.001495    2.085233 v sine_out[7] (out)
                                              2.085233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.085233   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764767   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053165    0.004058    1.228657 v _153_/B (sg13g2_nor2_1)
     3    0.020013    0.277177    0.242226    1.470883 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.277211    0.002576    1.473459 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.002982    0.103841    0.162986    1.636446 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.103842    0.000119    1.636564 v _160_/B (sg13g2_nor2_1)
     1    0.005718    0.109140    0.127889    1.764453 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.109140    0.000351    1.764804 ^ output14/A (sg13g2_buf_2)
     1    0.051947    0.173820    0.253796    2.018600 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173832    0.001583    2.020184 ^ sine_out[19] (out)
                                              2.020184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.020184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829816   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.053134    0.003922    1.228520 v fanout75/A (sg13g2_buf_8)
     8    0.044119    0.049783    0.133554    1.362074 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.051357    0.006854    1.368928 v _173_/A1 (sg13g2_o21ai_1)
     2    0.009490    0.191683    0.202754    1.571682 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.191746    0.000617    1.572299 ^ _174_/B (sg13g2_nand2_1)
     1    0.003352    0.069221    0.128833    1.701132 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.069221    0.000242    1.701374 v _175_/B (sg13g2_nand2_1)
     1    0.004766    0.059628    0.076202    1.777576 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.059629    0.000351    1.777928 ^ output22/A (sg13g2_buf_2)
     1    0.055004    0.183453    0.231997    2.009924 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.183593    0.004170    2.014094 ^ sine_out[26] (out)
                                              2.014094   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.014094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835906   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184491    0.002283    1.050841 v _143_/B (sg13g2_nor2_1)
     2    0.011653    0.190873    0.213902    1.264743 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.190874    0.000199    1.264942 ^ _144_/B (sg13g2_nand2_1)
     2    0.009110    0.138428    0.174929    1.439871 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.138428    0.000548    1.440419 v _212_/B (sg13g2_nor2_1)
     2    0.014996    0.223876    0.230349    1.670768 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.223887    0.001310    1.672078 ^ output26/A (sg13g2_buf_2)
     1    0.054290    0.181985    0.305457    1.977535 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.182005    0.001968    1.979502 ^ sine_out[2] (out)
                                              1.979502   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.979502   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870498   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007170    0.060871    0.280646    0.476716 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.060874    0.000472    0.477188 ^ fanout74/A (sg13g2_buf_1)
     5    0.029484    0.195279    0.223224    0.700412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.195438    0.004584    0.704995 ^ fanout73/A (sg13g2_buf_2)
     5    0.027557    0.105025    0.232574    0.937569 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.105027    0.000658    0.938227 ^ _137_/B (sg13g2_nand3_1)
     5    0.030898    0.445720    0.419662    1.357890 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.445740    0.002556    1.360445 v _156_/B (sg13g2_nand2b_1)
     2    0.007953    0.142844    0.200690    1.561136 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.142844    0.000449    1.561584 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004929    0.087801    0.146964    1.708548 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.087801    0.000315    1.708863 v output13/A (sg13g2_buf_2)
     1    0.051911    0.144891    0.235405    1.944268 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144907    0.001570    1.945837 v sine_out[18] (out)
                                              1.945837   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.945837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904163   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007170    0.060871    0.280646    0.476716 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.060874    0.000472    0.477188 ^ fanout74/A (sg13g2_buf_1)
     5    0.029484    0.195279    0.223224    0.700412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.195438    0.004584    0.704995 ^ fanout73/A (sg13g2_buf_2)
     5    0.027557    0.105025    0.232574    0.937569 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.105027    0.000658    0.938227 ^ _137_/B (sg13g2_nand3_1)
     5    0.030898    0.445720    0.419662    1.357890 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.445740    0.002556    1.360445 v _156_/B (sg13g2_nand2b_1)
     2    0.007953    0.142844    0.200690    1.561136 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.142844    0.000483    1.561618 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004608    0.085563    0.129794    1.691413 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.085563    0.000296    1.691708 v output23/A (sg13g2_buf_2)
     1    0.054627    0.151254    0.237612    1.929320 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.151457    0.003976    1.933296 v sine_out[27] (out)
                                              1.933296   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.933296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916704   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004320    0.037816    0.265971    0.463541 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037816    0.000316    0.463857 v fanout63/A (sg13g2_buf_2)
     5    0.033931    0.104676    0.169508    0.633364 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.104701    0.001608    0.634972 v fanout62/A (sg13g2_buf_1)
     4    0.026141    0.143136    0.220104    0.855077 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.143187    0.002548    0.857625 v fanout60/A (sg13g2_buf_8)
     8    0.032710    0.046253    0.172590    1.030215 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.046259    0.001514    1.031728 v _178_/B1 (sg13g2_a21oi_1)
     1    0.008187    0.141817    0.143746    1.175474 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.141825    0.000818    1.176292 ^ _179_/B (sg13g2_nand2_1)
     2    0.014235    0.161172    0.197040    1.373333 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.161229    0.001365    1.374697 v _281_/B (sg13g2_nor2_1)
     1    0.014155    0.217303    0.230434    1.605132 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.217332    0.002068    1.607200 ^ output35/A (sg13g2_buf_2)
     1    0.052209    0.175496    0.298786    1.905985 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.175509    0.001623    1.907609 ^ sine_out[8] (out)
                                              1.907609   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.907609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942391   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007170    0.060871    0.280646    0.476716 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.060874    0.000472    0.477188 ^ fanout74/A (sg13g2_buf_1)
     5    0.029484    0.195279    0.223224    0.700412 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.195438    0.004584    0.704995 ^ fanout73/A (sg13g2_buf_2)
     5    0.027557    0.105025    0.232574    0.937569 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.105027    0.000658    0.938227 ^ _137_/B (sg13g2_nand3_1)
     5    0.030898    0.445720    0.419662    1.357890 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.445739    0.002479    1.360368 v _166_/A (sg13g2_nor2_1)
     1    0.003054    0.117399    0.182507    1.542875 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.117399    0.000121    1.542997 ^ _167_/B (sg13g2_nor2_1)
     1    0.007663    0.071593    0.097264    1.640261 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.071598    0.000639    1.640900 v output19/A (sg13g2_buf_2)
     1    0.054012    0.149670    0.229073    1.869973 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.149867    0.003884    1.873857 v sine_out[23] (out)
                                              1.873857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.873857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.976143   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184491    0.002283    1.050841 v _143_/B (sg13g2_nor2_1)
     2    0.011653    0.190873    0.213902    1.264743 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.190874    0.000199    1.264942 ^ _144_/B (sg13g2_nand2_1)
     2    0.009110    0.138428    0.174929    1.439871 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.138428    0.000529    1.440400 v _145_/B (sg13g2_nand2_1)
     1    0.014343    0.137795    0.153723    1.594123 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.137830    0.002069    1.596192 ^ output9/A (sg13g2_buf_2)
     1    0.052091    0.174482    0.266899    1.863091 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.174494    0.001586    1.864677 ^ sine_out[14] (out)
                                              1.864677   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.864677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.985323   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007101    0.050483    0.276127    0.472197 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050528    0.000465    0.472662 v fanout74/A (sg13g2_buf_1)
     5    0.028886    0.156745    0.202672    0.675334 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.156931    0.004480    0.679814 v fanout73/A (sg13g2_buf_2)
     5    0.026806    0.088060    0.214249    0.894063 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.088070    0.000986    0.895049 v _140_/A (sg13g2_nor2_2)
     5    0.037046    0.256256    0.253048    1.148097 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.256329    0.003581    1.151677 ^ _152_/B (sg13g2_nor2_2)
     4    0.026034    0.122302    0.187817    1.339495 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.122318    0.001419    1.340913 v _277_/B (sg13g2_nor2_1)
     1    0.009964    0.161424    0.174918    1.515831 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.161430    0.000821    1.516652 ^ output32/A (sg13g2_buf_2)
     1    0.052581    0.175610    0.277136    1.793788 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.175787    0.003685    1.797473 ^ sine_out[5] (out)
                                              1.797473   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.797473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052527   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004320    0.037816    0.265971    0.463541 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037816    0.000316    0.463857 v fanout63/A (sg13g2_buf_2)
     5    0.033931    0.104676    0.169508    0.633364 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.104701    0.001608    0.634972 v fanout62/A (sg13g2_buf_1)
     4    0.026141    0.143136    0.220104    0.855077 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.143187    0.002548    0.857625 v fanout60/A (sg13g2_buf_8)
     8    0.032710    0.046253    0.172590    1.030215 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.046259    0.001514    1.031728 v _178_/B1 (sg13g2_a21oi_1)
     1    0.008187    0.141817    0.143746    1.175474 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.141825    0.000818    1.176292 ^ _179_/B (sg13g2_nand2_1)
     2    0.014235    0.161172    0.197040    1.373333 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.161230    0.001401    1.374733 v _180_/B (sg13g2_nand2_1)
     1    0.010318    0.102911    0.141947    1.516680 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.102911    0.000396    1.517076 ^ output24/A (sg13g2_buf_2)
     1    0.053904    0.179875    0.255066    1.772142 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.179895    0.001952    1.774094 ^ sine_out[28] (out)
                                              1.774094   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.774094   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075906   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184495    0.002405    1.050962 v _168_/B (sg13g2_nor2_1)
     2    0.011697    0.191534    0.214105    1.265067 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.191540    0.000848    1.265916 ^ _169_/B (sg13g2_nand2_1)
     1    0.005156    0.105341    0.143228    1.409144 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.105342    0.000562    1.409707 v _170_/B (sg13g2_nand2_1)
     1    0.008341    0.081130    0.109365    1.519072 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.081134    0.000621    1.519692 ^ output20/A (sg13g2_buf_2)
     1    0.053382    0.177564    0.240957    1.760649 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.177754    0.003912    1.764561 ^ sine_out[24] (out)
                                              1.764561   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.764561   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085439   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007101    0.050483    0.276127    0.472197 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050528    0.000465    0.472662 v fanout74/A (sg13g2_buf_1)
     5    0.028886    0.156745    0.202672    0.675334 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.156931    0.004480    0.679814 v fanout73/A (sg13g2_buf_2)
     5    0.026806    0.088060    0.214249    0.894063 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.088070    0.000986    0.895049 v _140_/A (sg13g2_nor2_2)
     5    0.037046    0.256256    0.253048    1.148097 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.256329    0.003581    1.151677 ^ _152_/B (sg13g2_nor2_2)
     4    0.026034    0.122302    0.187817    1.339495 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.122308    0.001003    1.340498 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004445    0.123961    0.156621    1.497119 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.123962    0.000302    1.497422 ^ output6/A (sg13g2_buf_2)
     1    0.052597    0.175372    0.260454    1.757876 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.175549    0.003688    1.761564 ^ sine_out[11] (out)
                                              1.761564   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.761564   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088436   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    0.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.007101    0.050483    0.276127    0.472197 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.050528    0.000465    0.472662 v fanout74/A (sg13g2_buf_1)
     5    0.028886    0.156745    0.202672    0.675334 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.156931    0.004480    0.679814 v fanout73/A (sg13g2_buf_2)
     5    0.026806    0.088060    0.214249    0.894063 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.088070    0.000986    0.895049 v _140_/A (sg13g2_nor2_2)
     5    0.037046    0.256256    0.253048    1.148097 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.256329    0.003581    1.151677 ^ _152_/B (sg13g2_nor2_2)
     4    0.026034    0.122302    0.187817    1.339495 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.122310    0.001094    1.340588 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003113    0.090400    0.144099    1.484688 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.090400    0.000228    1.484916 ^ output18/A (sg13g2_buf_2)
     1    0.052537    0.174979    0.244663    1.729578 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.175147    0.003563    1.733141 ^ sine_out[22] (out)
                                              1.733141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.733141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.116859   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004419    0.045356    0.269104    0.466674 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045356    0.000324    0.466999 ^ fanout63/A (sg13g2_buf_2)
     5    0.034437    0.122298    0.176812    0.643810 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.122377    0.001636    0.645446 ^ fanout62/A (sg13g2_buf_1)
     4    0.026727    0.178280    0.240841    0.886286 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.178284    0.001170    0.887456 ^ fanout61/A (sg13g2_buf_1)
     4    0.020682    0.143067    0.235929    1.123385 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.143069    0.000782    1.124167 ^ _181_/A (sg13g2_and2_1)
     4    0.015939    0.118224    0.228793    1.352960 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.118229    0.000879    1.353839 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006026    0.095247    0.116667    1.470506 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.095247    0.000385    1.470891 v output28/A (sg13g2_buf_2)
     1    0.053795    0.149238    0.241113    1.712004 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.149454    0.004122    1.716126 v sine_out[31] (out)
                                              1.716126   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.716126   data arrival time
---------------------------------------------------------------------------------------------
                                              1.133874   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004419    0.045356    0.269104    0.466674 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045356    0.000324    0.466999 ^ fanout63/A (sg13g2_buf_2)
     5    0.034437    0.122298    0.176812    0.643810 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.122377    0.001636    0.645446 ^ fanout62/A (sg13g2_buf_1)
     4    0.026727    0.178280    0.240841    0.886286 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.178284    0.001170    0.887456 ^ fanout61/A (sg13g2_buf_1)
     4    0.020682    0.143067    0.235929    1.123385 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.143069    0.000788    1.124173 ^ _150_/A (sg13g2_and2_1)
     3    0.011922    0.094327    0.209511    1.333684 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.094331    0.000702    1.334386 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003833    0.077910    0.113805    1.448191 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.077910    0.000265    1.448456 v output16/A (sg13g2_buf_2)
     1    0.051978    0.145028    0.230211    1.678667 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.145045    0.001607    1.680273 v sine_out[20] (out)
                                              1.680273   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.680273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.169727   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184495    0.002413    1.050971 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006966    0.137144    0.202080    1.253051 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.137144    0.000535    1.253586 ^ output11/A (sg13g2_buf_2)
     1    0.051894    0.173835    0.266325    1.519911 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.173842    0.001340    1.521251 ^ sine_out[16] (out)
                                              1.521251   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.521251   data arrival time
---------------------------------------------------------------------------------------------
                                              1.328749   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    0.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004320    0.037816    0.265971    0.463541 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.037816    0.000316    0.463857 v fanout63/A (sg13g2_buf_2)
     5    0.033931    0.104676    0.169508    0.633364 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.104940    0.004095    0.637459 v fanout59/A (sg13g2_buf_8)
     8    0.044852    0.051107    0.162179    0.799639 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051172    0.001573    0.801211 v _130_/A (sg13g2_nor2_1)
     2    0.017368    0.244205    0.224463    1.025674 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.244215    0.001347    1.027021 ^ _284_/A (sg13g2_and2_1)
     1    0.010563    0.089169    0.235559    1.262580 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.089176    0.000852    1.263432 ^ output7/A (sg13g2_buf_2)
     1    0.052429    0.174646    0.243792    1.507224 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174809    0.003480    1.510705 ^ sine_out[12] (out)
                                              1.510705   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.510705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339296   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039759    0.000845    0.197817 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014122    0.084761    0.304846    0.502663 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.084772    0.000988    0.503651 v fanout68/A (sg13g2_buf_8)
     8    0.042137    0.048781    0.149925    0.653575 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049786    0.004432    0.658008 v _125_/A (sg13g2_inv_2)
     3    0.023056    0.084804    0.084877    0.742884 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.084984    0.003201    0.746085 ^ fanout52/A (sg13g2_buf_8)
     8    0.043126    0.053479    0.145446    0.891531 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.053926    0.002045    0.893576 ^ _161_/A (sg13g2_nand2_2)
     3    0.019555    0.114054    0.121224    1.014800 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.114065    0.000932    1.015732 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004332    0.122770    0.152671    1.168404 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.122770    0.000279    1.168682 ^ output36/A (sg13g2_buf_2)
     1    0.052025    0.174163    0.260041    1.428724 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.174175    0.001585    1.430308 ^ sine_out[9] (out)
                                              1.430308   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.430308   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419692   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    0.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020305    0.139185    0.340015    0.536295 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.139196    0.001285    0.537580 ^ _127_/A (sg13g2_inv_1)
     1    0.006685    0.063149    0.094580    0.632160 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.063151    0.000475    0.632635 v output3/A (sg13g2_buf_2)
     1    0.052656    0.146229    0.222938    0.855573 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.146282    0.002611    0.858184 v signB (out)
                                              0.858184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.858184   data arrival time
---------------------------------------------------------------------------------------------
                                              1.991816   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    0.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.020305    0.139185    0.340015    0.536295 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.139191    0.001054    0.537349 ^ output2/A (sg13g2_buf_2)
     1    0.051137    0.171052    0.265015    0.802364 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.171083    0.002277    0.804641 ^ sign (out)
                                              0.804641   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.804641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.045360   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107601    0.003068    1.315791 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013285    0.250247    0.267855    1.583646 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.250251    0.000772    1.584418 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010992    0.162910    0.226449    1.810866 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.162910    0.000668    1.811534 v _203_/A1 (sg13g2_o21ai_1)
     2    0.013741    0.256418    0.293909    2.105444 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.256425    0.001105    2.106549 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011228    0.155816    0.235882    2.342432 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155816    0.000520    2.342952 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006152    0.155857    0.196484    2.539435 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.155857    0.000250    2.539686 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001687    0.084435    0.175571    2.715257 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.084435    0.000063    2.715320 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.715320   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    5.088714 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    5.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000623    5.197595 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    5.047595   clock uncertainty
                                  0.000000    5.047595   clock reconvergence pessimism
                                 -0.213392    4.834203   library setup time
                                              4.834203   data required time
---------------------------------------------------------------------------------------------
                                              4.834203   data required time
                                             -2.715320   data arrival time
---------------------------------------------------------------------------------------------
                                              2.118883   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107601    0.003068    1.315791 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013285    0.250247    0.267855    1.583646 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.250251    0.000772    1.584418 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010992    0.162910    0.226449    1.810866 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.162910    0.000668    1.811534 v _203_/A1 (sg13g2_o21ai_1)
     2    0.013741    0.256418    0.293909    2.105444 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.256425    0.001105    2.106549 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011228    0.155816    0.235882    2.342432 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155816    0.000364    2.342796 v _208_/B (sg13g2_xor2_1)
     1    0.004085    0.097795    0.194761    2.537557 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.097795    0.000163    2.537719 v _298_/D (sg13g2_dfrbpq_1)
                                              2.537719   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    5.088714 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    5.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039757    0.000598    5.197570 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.047571   clock uncertainty
                                  0.000000    5.047571   clock reconvergence pessimism
                                 -0.207137    4.840433   library setup time
                                              4.840433   data required time
---------------------------------------------------------------------------------------------
                                              4.840433   data required time
                                             -2.537719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302714   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107601    0.003068    1.315791 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013285    0.250247    0.267855    1.583646 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.250251    0.000772    1.584418 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010992    0.162910    0.226449    1.810866 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.162910    0.000668    1.811534 v _203_/A1 (sg13g2_o21ai_1)
     2    0.013741    0.256418    0.293909    2.105444 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.256424    0.000979    2.106422 ^ _204_/B (sg13g2_xor2_1)
     1    0.003103    0.093273    0.224705    2.331128 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.093273    0.000233    2.331361 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.331361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    5.088714 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    5.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    5.197544 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.047544   clock uncertainty
                                  0.000000    5.047544   clock reconvergence pessimism
                                 -0.217263    4.830280   library setup time
                                              4.830280   data required time
---------------------------------------------------------------------------------------------
                                              4.830280   data required time
                                             -2.331361   data arrival time
---------------------------------------------------------------------------------------------
                                              2.498919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184491    0.002283    1.050841 v _143_/B (sg13g2_nor2_1)
     2    0.011653    0.190873    0.213902    1.264743 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.190874    0.000199    1.264942 ^ _144_/B (sg13g2_nand2_1)
     2    0.009110    0.138428    0.174929    1.439871 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.138428    0.000548    1.440419 v _212_/B (sg13g2_nor2_1)
     2    0.014996    0.223876    0.230349    1.670768 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.223886    0.001212    1.671980 ^ _213_/C (sg13g2_nand3_1)
     2    0.012077    0.206537    0.276111    1.948092 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.206537    0.000786    1.948878 v _218_/B1 (sg13g2_o21ai_1)
     1    0.008880    0.181930    0.150046    2.098924 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.181991    0.000709    2.099633 ^ _219_/A (sg13g2_inv_1)
     1    0.006966    0.072467    0.108477    2.208110 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.072472    0.000691    2.208801 v _301_/D (sg13g2_dfrbpq_1)
                                              2.208801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    5.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    5.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000890    5.196277 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.046277   clock uncertainty
                                  0.000000    5.046277   clock reconvergence pessimism
                                 -0.196230    4.850047   library setup time
                                              4.850047   data required time
---------------------------------------------------------------------------------------------
                                              4.850047   data required time
                                             -2.208801   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    0.088713 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    0.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039756    0.000571    0.197543 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008314    0.056342    0.281941    0.479484 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.056343    0.000339    0.479823 v fanout67/A (sg13g2_buf_8)
     8    0.052598    0.055524    0.138669    0.618493 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.056602    0.005787    0.624280 v fanout66/A (sg13g2_buf_8)
     8    0.034659    0.044453    0.131441    0.755720 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.044494    0.002018    0.757738 v _142_/A (sg13g2_or2_1)
     7    0.032697    0.184462    0.290819    1.048558 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.184491    0.002283    1.050841 v _143_/B (sg13g2_nor2_1)
     2    0.011653    0.190873    0.213902    1.264743 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.190874    0.000199    1.264942 ^ _144_/B (sg13g2_nand2_1)
     2    0.009110    0.138428    0.174929    1.439871 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.138428    0.000548    1.440419 v _212_/B (sg13g2_nor2_1)
     2    0.014996    0.223876    0.230349    1.670768 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.223886    0.001212    1.671980 ^ _213_/C (sg13g2_nand3_1)
     2    0.012077    0.206537    0.276111    1.948092 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.206538    0.001086    1.949178 v _214_/B (sg13g2_xnor2_1)
     1    0.001974    0.058795    0.191979    2.141157 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.058795    0.000073    2.141231 v _300_/D (sg13g2_dfrbpq_1)
                                              2.141231   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    5.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    5.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000893    5.196279 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.046279   clock uncertainty
                                  0.000000    5.046279   clock reconvergence pessimism
                                 -0.190030    4.856249   library setup time
                                              4.856249   data required time
---------------------------------------------------------------------------------------------
                                              4.856249   data required time
                                             -2.141231   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715018   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107601    0.003068    1.315791 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013285    0.250247    0.267855    1.583646 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.250251    0.000772    1.584418 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010992    0.162910    0.226449    1.810866 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.162910    0.000657    1.811523 v _200_/A (sg13g2_xor2_1)
     1    0.001528    0.078554    0.194037    2.005560 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.078554    0.000059    2.005619 v _296_/D (sg13g2_dfrbpq_1)
                                              2.005619   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037264    0.000907    5.088714 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.024714    0.039751    0.108259    5.196972 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.039759    0.000845    5.197817 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.047817   clock uncertainty
                                  0.000000    5.047817   clock reconvergence pessimism
                                 -0.198415    4.849402   library setup time
                                              4.849402   data required time
---------------------------------------------------------------------------------------------
                                              4.849402   data required time
                                             -2.005619   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843783   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058539    0.002809    1.200386 ^ _128_/A (sg13g2_inv_2)
     5    0.036796    0.107462    0.112336    1.312723 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.107601    0.003068    1.315791 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013285    0.250247    0.267855    1.583646 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.250252    0.000867    1.584512 ^ _196_/A (sg13g2_xor2_1)
     1    0.004191    0.110393    0.242011    1.826524 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.110393    0.000238    1.826761 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.826761   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    5.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    5.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038093    0.000884    5.196270 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.046270   clock uncertainty
                                  0.000000    5.046270   clock reconvergence pessimism
                                 -0.224671    4.821599   library setup time
                                              4.821599   data required time
---------------------------------------------------------------------------------------------
                                              4.821599   data required time
                                             -1.826761   data arrival time
---------------------------------------------------------------------------------------------
                                              2.994838   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002468    0.029761    0.257643    0.453720 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029761    0.000172    0.453892 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008489    0.084270    0.617342    1.071234 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084270    0.000348    1.071582 v fanout76/A (sg13g2_buf_8)
     7    0.048066    0.052579    0.153016    1.224598 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.052895    0.002735    1.227334 v _128_/A (sg13g2_inv_2)
     5    0.037208    0.128759    0.120638    1.347972 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128855    0.002944    1.350916 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.350916   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    5.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    5.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    5.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.046077   clock uncertainty
                                  0.000000    5.046077   clock reconvergence pessimism
                                 -0.232292    4.813786   library setup time
                                              4.813786   data required time
---------------------------------------------------------------------------------------------
                                              4.813786   data required time
                                             -1.350916   data arrival time
---------------------------------------------------------------------------------------------
                                              3.462869   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058776    0.004072    1.201650 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001778    0.096072    0.135593    1.337243 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.096072    0.000068    1.337311 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.337311   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015947    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    5.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    5.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    5.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    5.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000684    5.196070 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.046070   clock uncertainty
                                  0.000000    5.046070   clock reconvergence pessimism
                                 -0.218761    4.827309   library setup time
                                              4.827309   data required time
---------------------------------------------------------------------------------------------
                                              4.827309   data required time
                                             -1.337311   data arrival time
---------------------------------------------------------------------------------------------
                                              3.489998   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015947    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001769    0.000884    0.000884 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022775    0.037255    0.086922    0.087806 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037262    0.000787    0.088593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022269    0.038086    0.106792    0.195386 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038086    0.000691    0.196077 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002433    0.034454    0.259172    0.455249 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034454    0.000170    0.455419 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008801    0.088566    0.590823    1.046241 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088566    0.000361    1.046602 ^ fanout76/A (sg13g2_buf_8)
     7    0.049259    0.058232    0.150975    1.197577 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.058767    0.004031    1.201609 ^ fanout75/A (sg13g2_buf_8)
     8    0.045300    0.054438    0.130916    1.332525 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.054963    0.003758    1.336283 ^ _226_/B (sg13g2_xor2_1)
     3    0.015112    0.227879    0.258859    1.595141 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.227885    0.000929    1.596070 ^ _240_/B (sg13g2_nand2_1)
     3    0.016356    0.188891    0.246467    1.842537 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.188903    0.001557    1.844094 v _266_/C (sg13g2_and3_1)
     1    0.003710    0.041966    0.199536    2.043630 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.041966    0.000148    2.043777 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004110    0.120229    0.129362    2.173140 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.120229    0.000166    2.173306 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005070    0.092025    0.132498    2.305804 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.092025    0.000342    2.306146 v _273_/A (sg13g2_nor2_1)
     1    0.005231    0.103408    0.129734    2.435879 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.103408    0.000338    2.436218 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006893    0.114157    0.136459    2.572677 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.114157    0.000481    2.573158 v output15/A (sg13g2_buf_2)
     1    0.053411    0.149229    0.249176    2.822334 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149447    0.004122    2.826456 v sine_out[1] (out)
                                              2.826456   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.826456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.023544   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.723653e-05 0.000000e+00 2.079022e-08 7.725732e-05  58.9%
Combinational        4.896094e-07 1.689351e-06 1.923879e-07 2.371348e-06   1.8%
Clock                3.535649e-05 1.627334e-05 1.041887e-08 5.164024e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.130826e-04 1.796269e-05 2.235970e-07 1.312689e-04 100.0%
                            86.1%        13.7%         0.2%
%OL_METRIC_F power__internal__total 0.00011308262764941901
%OL_METRIC_F power__switching__total 1.796268770704046e-5
%OL_METRIC_F power__leakage__total 2.235970271158294e-7
%OL_METRIC_F power__total 0.00013126891280990094

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.15174725794334065
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.196070 source latency _294_/CLK ^
-0.197817 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151747 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.15154057604367352
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.197817 source latency _296_/CLK ^
-0.196276 target latency _301_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151541 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.5452147776461916
nom_slow_1p08V_125C: 0.5452147776461916
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 0.023544278304498435
nom_slow_1p08V_125C: 0.023544278304498435
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.545215
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 2.118883
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.196070         network latency _294_/CLK
        0.197817 network latency _296_/CLK
---------------
0.196070 0.197817 latency
        0.001747 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.211293         network latency _294_/CLK
        0.213113 network latency _296_/CLK
---------------
0.211293 0.213113 latency
        0.001820 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.88 fmax = 347.09
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
