<stg><name>cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten18_load = load i5 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="indvar_flatten18_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln77 = icmp_eq  i5 %indvar_flatten18_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln77 = add i5 %indvar_flatten18_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln77 = br i1 %icmp_ln77, void %.split2, void %_Z11AddRoundKeyiPA4_A4_hPKh.exit74.exitStub

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split2:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split2:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:2 %add_ln77_1 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:5 %icmp_ln78 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:6 %select_ln77 = select i1 %icmp_ln78, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2:7 %select_ln77_1 = select i1 %icmp_ln78, i3 %add_ln77_1, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="3">
<![CDATA[
.split2:8 %trunc_ln79 = trunc i3 %select_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:9 %tmp_20_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln79, i2 0

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
.split2:10 %zext_ln77 = zext i4 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="3">
<![CDATA[
.split2:12 %zext_ln79 = zext i3 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:13 %add_ln79 = add i4 %tmp_20_cast, i4 %zext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
.split2:14 %zext_ln79_1 = zext i4 %add_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:15 %state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split2:17 %or_ln79_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 20, i3 %select_ln77

]]></Node>
<StgValue><ssdm name="or_ln79_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:18 %add_ln79_1 = add i8 %or_ln79_s, i8 %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
.split2:19 %zext_ln79_2 = zext i8 %add_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:20 %RoundKey_addr = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split2:21 %RoundKey_load = load i8 %RoundKey_addr

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.split2:22 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:25 %add_ln78 = add i3 %select_ln77, i3 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:26 %store_ln77 = store i5 %add_ln77, i5 %indvar_flatten18

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:27 %store_ln77 = store i3 %select_ln77_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:28 %store_ln78 = store i3 %add_ln78, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit74.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_78_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:16 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split2:21 %RoundKey_load = load i8 %RoundKey_addr

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.split2:22 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:23 %xor_ln79 = xor i8 %state_load, i8 %RoundKey_load

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2:24 %store_ln79 = store i8 %xor_ln79, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.split2:29 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="RoundKey" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="j" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_61" to="i" fromId="61" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_61" to="indvar_flatten18" fromId="61" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="67" from="indvar_flatten18" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="i" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_68" to="store_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="72" from="j" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="73" from="indvar_flatten18" to="indvar_flatten18_load" fromId="7" toId="12">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="83" from="p_str" to="specpipeline_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="indvar_flatten18_load" to="icmp_ln77" fromId="12" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="icmp_ln77" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="indvar_flatten18_load" to="add_ln77" fromId="12" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln77" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="icmp_ln77" to="br_ln77" fromId="14" toId="16">
</dataflow>
<dataflow id="91" from="j" to="j_load" fromId="5" toId="17">
</dataflow>
<dataflow id="92" from="i" to="i_load" fromId="6" toId="18">
</dataflow>
<dataflow id="93" from="i_load" to="add_ln77_1" fromId="18" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="add_ln77_1" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="j_load" to="icmp_ln78" fromId="17" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln78" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="icmp_ln78" to="select_ln77" fromId="20" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_68" to="select_ln77" fromId="68" toId="21">
</dataflow>
<dataflow id="101" from="j_load" to="select_ln77" fromId="17" toId="21">
</dataflow>
<dataflow id="102" from="icmp_ln78" to="select_ln77_1" fromId="20" toId="22">
</dataflow>
<dataflow id="103" from="add_ln77_1" to="select_ln77_1" fromId="19" toId="22">
</dataflow>
<dataflow id="104" from="i_load" to="select_ln77_1" fromId="18" toId="22">
</dataflow>
<dataflow id="105" from="select_ln77_1" to="trunc_ln79" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_20_cast" fromId="106" toId="24">
</dataflow>
<dataflow id="108" from="trunc_ln79" to="tmp_20_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp_20_cast" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="tmp_20_cast" to="zext_ln77" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="select_ln77" to="zext_ln79" fromId="21" toId="26">
</dataflow>
<dataflow id="113" from="tmp_20_cast" to="add_ln79" fromId="24" toId="27">
</dataflow>
<dataflow id="114" from="zext_ln79" to="add_ln79" fromId="26" toId="27">
</dataflow>
<dataflow id="115" from="add_ln79" to="zext_ln79_1" fromId="27" toId="28">
</dataflow>
<dataflow id="116" from="state" to="state_addr" fromId="59" toId="29">
</dataflow>
<dataflow id="118" from="StgValue_117" to="state_addr" fromId="117" toId="29">
</dataflow>
<dataflow id="119" from="zext_ln79_1" to="state_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="or_ln79_s" fromId="120" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_122" to="or_ln79_s" fromId="122" toId="30">
</dataflow>
<dataflow id="124" from="select_ln77" to="or_ln79_s" fromId="21" toId="30">
</dataflow>
<dataflow id="125" from="or_ln79_s" to="add_ln79_1" fromId="30" toId="31">
</dataflow>
<dataflow id="126" from="zext_ln77" to="add_ln79_1" fromId="25" toId="31">
</dataflow>
<dataflow id="127" from="add_ln79_1" to="zext_ln79_2" fromId="31" toId="32">
</dataflow>
<dataflow id="128" from="RoundKey" to="RoundKey_addr" fromId="60" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_117" to="RoundKey_addr" fromId="117" toId="33">
</dataflow>
<dataflow id="130" from="zext_ln79_2" to="RoundKey_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="131" from="RoundKey_addr" to="RoundKey_load" fromId="33" toId="34">
</dataflow>
<dataflow id="132" from="state_addr" to="state_load" fromId="29" toId="35">
</dataflow>
<dataflow id="133" from="select_ln77" to="add_ln78" fromId="21" toId="36">
</dataflow>
<dataflow id="134" from="StgValue_94" to="add_ln78" fromId="94" toId="36">
</dataflow>
<dataflow id="135" from="add_ln77" to="store_ln77" fromId="15" toId="37">
</dataflow>
<dataflow id="136" from="indvar_flatten18" to="store_ln77" fromId="7" toId="37">
</dataflow>
<dataflow id="137" from="select_ln77_1" to="store_ln77" fromId="22" toId="38">
</dataflow>
<dataflow id="138" from="i" to="store_ln77" fromId="6" toId="38">
</dataflow>
<dataflow id="139" from="add_ln78" to="store_ln78" fromId="36" toId="39">
</dataflow>
<dataflow id="140" from="j" to="store_ln78" fromId="5" toId="39">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="141" toId="40">
</dataflow>
<dataflow id="144" from="VITIS_LOOP_77_1_VITIS_LOOP_78_2_str" to="specloopname_ln0" fromId="143" toId="40">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="145" toId="41">
</dataflow>
<dataflow id="148" from="StgValue_147" to="empty" fromId="147" toId="41">
</dataflow>
<dataflow id="149" from="StgValue_147" to="empty" fromId="147" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_147" to="empty" fromId="147" toId="41">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="74" toId="42">
</dataflow>
<dataflow id="152" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="42">
</dataflow>
<dataflow id="154" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="42">
</dataflow>
<dataflow id="155" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="42">
</dataflow>
<dataflow id="156" from="p_str" to="specpipeline_ln0" fromId="82" toId="42">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln78" fromId="141" toId="43">
</dataflow>
<dataflow id="159" from="empty_0" to="specloopname_ln78" fromId="158" toId="43">
</dataflow>
<dataflow id="160" from="RoundKey_addr" to="RoundKey_load" fromId="33" toId="44">
</dataflow>
<dataflow id="161" from="state_addr" to="state_load" fromId="29" toId="45">
</dataflow>
<dataflow id="162" from="state_load" to="xor_ln79" fromId="45" toId="46">
</dataflow>
<dataflow id="163" from="RoundKey_load" to="xor_ln79" fromId="44" toId="46">
</dataflow>
<dataflow id="164" from="xor_ln79" to="store_ln79" fromId="46" toId="47">
</dataflow>
<dataflow id="165" from="state_addr" to="store_ln79" fromId="29" toId="47">
</dataflow>
<dataflow id="166" from="icmp_ln77" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
