<profile>

<section name = "Vitis HLS Report for 'bnn_Pipeline_READ_INPUT'" level="0">
<item name = "Date">Fri Dec 12 17:09:32 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">bnn</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27, 27, 0.270 us, 0.270 us, 26, 26, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- READ_INPUT">25, 25, 2, 1, 1, 25, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 813, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln127_fu_452_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln127_fu_446_p2">icmp, 0, 0, 13, 5, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 5, 10</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_144">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_22_fu_152">32, 0, 32, 0</column>
<column name="empty_23_fu_156">32, 0, 32, 0</column>
<column name="empty_24_fu_160">32, 0, 32, 0</column>
<column name="empty_25_fu_164">32, 0, 32, 0</column>
<column name="empty_26_fu_168">32, 0, 32, 0</column>
<column name="empty_27_fu_172">32, 0, 32, 0</column>
<column name="empty_28_fu_176">32, 0, 32, 0</column>
<column name="empty_29_fu_180">32, 0, 32, 0</column>
<column name="empty_30_fu_184">32, 0, 32, 0</column>
<column name="empty_31_fu_188">32, 0, 32, 0</column>
<column name="empty_32_fu_192">32, 0, 32, 0</column>
<column name="empty_33_fu_196">32, 0, 32, 0</column>
<column name="empty_34_fu_200">32, 0, 32, 0</column>
<column name="empty_35_fu_204">32, 0, 32, 0</column>
<column name="empty_36_fu_208">32, 0, 32, 0</column>
<column name="empty_37_fu_212">32, 0, 32, 0</column>
<column name="empty_38_fu_216">32, 0, 32, 0</column>
<column name="empty_39_fu_220">32, 0, 32, 0</column>
<column name="empty_40_fu_224">32, 0, 32, 0</column>
<column name="empty_41_fu_228">32, 0, 32, 0</column>
<column name="empty_42_fu_232">32, 0, 32, 0</column>
<column name="empty_43_fu_236">32, 0, 32, 0</column>
<column name="empty_44_fu_240">32, 0, 32, 0</column>
<column name="empty_45_fu_244">32, 0, 32, 0</column>
<column name="empty_fu_148">32, 0, 32, 0</column>
<column name="i_3_reg_856">5, 0, 5, 0</column>
<column name="i_fu_144">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bnn_Pipeline_READ_INPUT, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RFIFONUM">in, 10, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln127">in, 62, ap_none, sext_ln127, scalar</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
<column name="p_out3">out, 32, ap_vld, p_out3, pointer</column>
<column name="p_out3_ap_vld">out, 1, ap_vld, p_out3, pointer</column>
<column name="p_out4">out, 32, ap_vld, p_out4, pointer</column>
<column name="p_out4_ap_vld">out, 1, ap_vld, p_out4, pointer</column>
<column name="p_out5">out, 32, ap_vld, p_out5, pointer</column>
<column name="p_out5_ap_vld">out, 1, ap_vld, p_out5, pointer</column>
<column name="p_out6">out, 32, ap_vld, p_out6, pointer</column>
<column name="p_out6_ap_vld">out, 1, ap_vld, p_out6, pointer</column>
<column name="p_out7">out, 32, ap_vld, p_out7, pointer</column>
<column name="p_out7_ap_vld">out, 1, ap_vld, p_out7, pointer</column>
<column name="p_out8">out, 32, ap_vld, p_out8, pointer</column>
<column name="p_out8_ap_vld">out, 1, ap_vld, p_out8, pointer</column>
<column name="p_out9">out, 32, ap_vld, p_out9, pointer</column>
<column name="p_out9_ap_vld">out, 1, ap_vld, p_out9, pointer</column>
<column name="p_out10">out, 32, ap_vld, p_out10, pointer</column>
<column name="p_out10_ap_vld">out, 1, ap_vld, p_out10, pointer</column>
<column name="p_out11">out, 32, ap_vld, p_out11, pointer</column>
<column name="p_out11_ap_vld">out, 1, ap_vld, p_out11, pointer</column>
<column name="p_out12">out, 32, ap_vld, p_out12, pointer</column>
<column name="p_out12_ap_vld">out, 1, ap_vld, p_out12, pointer</column>
<column name="p_out13">out, 32, ap_vld, p_out13, pointer</column>
<column name="p_out13_ap_vld">out, 1, ap_vld, p_out13, pointer</column>
<column name="p_out14">out, 32, ap_vld, p_out14, pointer</column>
<column name="p_out14_ap_vld">out, 1, ap_vld, p_out14, pointer</column>
<column name="p_out15">out, 32, ap_vld, p_out15, pointer</column>
<column name="p_out15_ap_vld">out, 1, ap_vld, p_out15, pointer</column>
<column name="p_out16">out, 32, ap_vld, p_out16, pointer</column>
<column name="p_out16_ap_vld">out, 1, ap_vld, p_out16, pointer</column>
<column name="p_out17">out, 32, ap_vld, p_out17, pointer</column>
<column name="p_out17_ap_vld">out, 1, ap_vld, p_out17, pointer</column>
<column name="p_out18">out, 32, ap_vld, p_out18, pointer</column>
<column name="p_out18_ap_vld">out, 1, ap_vld, p_out18, pointer</column>
<column name="p_out19">out, 32, ap_vld, p_out19, pointer</column>
<column name="p_out19_ap_vld">out, 1, ap_vld, p_out19, pointer</column>
<column name="p_out20">out, 32, ap_vld, p_out20, pointer</column>
<column name="p_out20_ap_vld">out, 1, ap_vld, p_out20, pointer</column>
<column name="p_out21">out, 32, ap_vld, p_out21, pointer</column>
<column name="p_out21_ap_vld">out, 1, ap_vld, p_out21, pointer</column>
<column name="p_out22">out, 32, ap_vld, p_out22, pointer</column>
<column name="p_out22_ap_vld">out, 1, ap_vld, p_out22, pointer</column>
<column name="p_out23">out, 32, ap_vld, p_out23, pointer</column>
<column name="p_out23_ap_vld">out, 1, ap_vld, p_out23, pointer</column>
<column name="p_out24">out, 32, ap_vld, p_out24, pointer</column>
<column name="p_out24_ap_vld">out, 1, ap_vld, p_out24, pointer</column>
</table>
</item>
</section>
</profile>
