
STM32F1_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000175c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001868  08001868  00011868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800188c  0800188c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800188c  0800188c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800188c  0800188c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800188c  0800188c  0001188c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001890  08001890  00011890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  080018a0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  080018a0  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e77  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001290  00000000  00000000  00026eac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e8  00000000  00000000  00028140  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000840  00000000  00000000  00028a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001300b  00000000  00000000  00029268  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005e79  00000000  00000000  0003c273  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b463  00000000  00000000  000420ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad54f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000247c  00000000  00000000  000ad5cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001850 	.word	0x08001850

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001850 	.word	0x08001850

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f907 	bl	8000370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fa54 	bl	8001614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f911 	bl	80003be <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f8e7 	bl	8000386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <__NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	6039      	str	r1, [r7, #0]
 800027e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	db0a      	blt.n	800029e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	b2da      	uxtb	r2, r3
 800028c:	490c      	ldr	r1, [pc, #48]	; (80002c0 <__NVIC_SetPriority+0x4c>)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	0112      	lsls	r2, r2, #4
 8000294:	b2d2      	uxtb	r2, r2
 8000296:	440b      	add	r3, r1
 8000298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800029c:	e00a      	b.n	80002b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	b2da      	uxtb	r2, r3
 80002a2:	4908      	ldr	r1, [pc, #32]	; (80002c4 <__NVIC_SetPriority+0x50>)
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	f003 030f 	and.w	r3, r3, #15
 80002aa:	3b04      	subs	r3, #4
 80002ac:	0112      	lsls	r2, r2, #4
 80002ae:	b2d2      	uxtb	r2, r2
 80002b0:	440b      	add	r3, r1
 80002b2:	761a      	strb	r2, [r3, #24]
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	e000e100 	.word	0xe000e100
 80002c4:	e000ed00 	.word	0xe000ed00

080002c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f003 0307 	and.w	r3, r3, #7
 80002da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f1c3 0307 	rsb	r3, r3, #7
 80002e2:	2b04      	cmp	r3, #4
 80002e4:	bf28      	it	cs
 80002e6:	2304      	movcs	r3, #4
 80002e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ea:	69fb      	ldr	r3, [r7, #28]
 80002ec:	3304      	adds	r3, #4
 80002ee:	2b06      	cmp	r3, #6
 80002f0:	d902      	bls.n	80002f8 <NVIC_EncodePriority+0x30>
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3b03      	subs	r3, #3
 80002f6:	e000      	b.n	80002fa <NVIC_EncodePriority+0x32>
 80002f8:	2300      	movs	r3, #0
 80002fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000300:	69bb      	ldr	r3, [r7, #24]
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	43da      	mvns	r2, r3
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	401a      	ands	r2, r3
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000310:	f04f 31ff 	mov.w	r1, #4294967295
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	fa01 f303 	lsl.w	r3, r1, r3
 800031a:	43d9      	mvns	r1, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	4313      	orrs	r3, r2
         );
}
 8000322:	4618      	mov	r0, r3
 8000324:	3724      	adds	r7, #36	; 0x24
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr

0800032c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3b01      	subs	r3, #1
 8000338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800033c:	d301      	bcc.n	8000342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800033e:	2301      	movs	r3, #1
 8000340:	e00f      	b.n	8000362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <SysTick_Config+0x40>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800034a:	210f      	movs	r1, #15
 800034c:	f04f 30ff 	mov.w	r0, #4294967295
 8000350:	f7ff ff90 	bl	8000274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <SysTick_Config+0x40>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	4b04      	ldr	r3, [pc, #16]	; (800036c <SysTick_Config+0x40>)
 800035c:	2207      	movs	r2, #7
 800035e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000360:	2300      	movs	r3, #0
}
 8000362:	4618      	mov	r0, r3
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	e000e010 	.word	0xe000e010

08000370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ff49 	bl	8000210 <__NVIC_SetPriorityGrouping>
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}

08000386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000386:	b580      	push	{r7, lr}
 8000388:	b086      	sub	sp, #24
 800038a:	af00      	add	r7, sp, #0
 800038c:	4603      	mov	r3, r0
 800038e:	60b9      	str	r1, [r7, #8]
 8000390:	607a      	str	r2, [r7, #4]
 8000392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000398:	f7ff ff5e 	bl	8000258 <__NVIC_GetPriorityGrouping>
 800039c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	6978      	ldr	r0, [r7, #20]
 80003a4:	f7ff ff90 	bl	80002c8 <NVIC_EncodePriority>
 80003a8:	4602      	mov	r2, r0
 80003aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff5f 	bl	8000274 <__NVIC_SetPriority>
}
 80003b6:	bf00      	nop
 80003b8:	3718      	adds	r7, #24
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b082      	sub	sp, #8
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003c6:	6878      	ldr	r0, [r7, #4]
 80003c8:	f7ff ffb0 	bl	800032c <SysTick_Config>
 80003cc:	4603      	mov	r3, r0
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d8:	b480      	push	{r7}
 80003da:	b08b      	sub	sp, #44	; 0x2c
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80003e2:	2300      	movs	r3, #0
 80003e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80003e6:	2300      	movs	r3, #0
 80003e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80003ea:	e127      	b.n	800063c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80003ec:	2201      	movs	r2, #1
 80003ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003f0:	fa02 f303 	lsl.w	r3, r2, r3
 80003f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	69fa      	ldr	r2, [r7, #28]
 80003fc:	4013      	ands	r3, r2
 80003fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000400:	69ba      	ldr	r2, [r7, #24]
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	429a      	cmp	r2, r3
 8000406:	f040 8116 	bne.w	8000636 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	2b12      	cmp	r3, #18
 8000410:	d034      	beq.n	800047c <HAL_GPIO_Init+0xa4>
 8000412:	2b12      	cmp	r3, #18
 8000414:	d80d      	bhi.n	8000432 <HAL_GPIO_Init+0x5a>
 8000416:	2b02      	cmp	r3, #2
 8000418:	d02b      	beq.n	8000472 <HAL_GPIO_Init+0x9a>
 800041a:	2b02      	cmp	r3, #2
 800041c:	d804      	bhi.n	8000428 <HAL_GPIO_Init+0x50>
 800041e:	2b00      	cmp	r3, #0
 8000420:	d031      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000422:	2b01      	cmp	r3, #1
 8000424:	d01c      	beq.n	8000460 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000426:	e048      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000428:	2b03      	cmp	r3, #3
 800042a:	d043      	beq.n	80004b4 <HAL_GPIO_Init+0xdc>
 800042c:	2b11      	cmp	r3, #17
 800042e:	d01b      	beq.n	8000468 <HAL_GPIO_Init+0x90>
          break;
 8000430:	e043      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000432:	4a89      	ldr	r2, [pc, #548]	; (8000658 <HAL_GPIO_Init+0x280>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d026      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000438:	4a87      	ldr	r2, [pc, #540]	; (8000658 <HAL_GPIO_Init+0x280>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d806      	bhi.n	800044c <HAL_GPIO_Init+0x74>
 800043e:	4a87      	ldr	r2, [pc, #540]	; (800065c <HAL_GPIO_Init+0x284>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d020      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000444:	4a86      	ldr	r2, [pc, #536]	; (8000660 <HAL_GPIO_Init+0x288>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d01d      	beq.n	8000486 <HAL_GPIO_Init+0xae>
          break;
 800044a:	e036      	b.n	80004ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800044c:	4a85      	ldr	r2, [pc, #532]	; (8000664 <HAL_GPIO_Init+0x28c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d019      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000452:	4a85      	ldr	r2, [pc, #532]	; (8000668 <HAL_GPIO_Init+0x290>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d016      	beq.n	8000486 <HAL_GPIO_Init+0xae>
 8000458:	4a84      	ldr	r2, [pc, #528]	; (800066c <HAL_GPIO_Init+0x294>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d013      	beq.n	8000486 <HAL_GPIO_Init+0xae>
          break;
 800045e:	e02c      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	68db      	ldr	r3, [r3, #12]
 8000464:	623b      	str	r3, [r7, #32]
          break;
 8000466:	e028      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	3304      	adds	r3, #4
 800046e:	623b      	str	r3, [r7, #32]
          break;
 8000470:	e023      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	68db      	ldr	r3, [r3, #12]
 8000476:	3308      	adds	r3, #8
 8000478:	623b      	str	r3, [r7, #32]
          break;
 800047a:	e01e      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	330c      	adds	r3, #12
 8000482:	623b      	str	r3, [r7, #32]
          break;
 8000484:	e019      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	689b      	ldr	r3, [r3, #8]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d102      	bne.n	8000494 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800048e:	2304      	movs	r3, #4
 8000490:	623b      	str	r3, [r7, #32]
          break;
 8000492:	e012      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d105      	bne.n	80004a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800049c:	2308      	movs	r3, #8
 800049e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	69fa      	ldr	r2, [r7, #28]
 80004a4:	611a      	str	r2, [r3, #16]
          break;
 80004a6:	e008      	b.n	80004ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004a8:	2308      	movs	r3, #8
 80004aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	69fa      	ldr	r2, [r7, #28]
 80004b0:	615a      	str	r2, [r3, #20]
          break;
 80004b2:	e002      	b.n	80004ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004b4:	2300      	movs	r3, #0
 80004b6:	623b      	str	r3, [r7, #32]
          break;
 80004b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	2bff      	cmp	r3, #255	; 0xff
 80004be:	d801      	bhi.n	80004c4 <HAL_GPIO_Init+0xec>
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	e001      	b.n	80004c8 <HAL_GPIO_Init+0xf0>
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	3304      	adds	r3, #4
 80004c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80004ca:	69bb      	ldr	r3, [r7, #24]
 80004cc:	2bff      	cmp	r3, #255	; 0xff
 80004ce:	d802      	bhi.n	80004d6 <HAL_GPIO_Init+0xfe>
 80004d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	e002      	b.n	80004dc <HAL_GPIO_Init+0x104>
 80004d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d8:	3b08      	subs	r3, #8
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	681a      	ldr	r2, [r3, #0]
 80004e2:	210f      	movs	r1, #15
 80004e4:	693b      	ldr	r3, [r7, #16]
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	401a      	ands	r2, r3
 80004ee:	6a39      	ldr	r1, [r7, #32]
 80004f0:	693b      	ldr	r3, [r7, #16]
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	431a      	orrs	r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	685b      	ldr	r3, [r3, #4]
 8000500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000504:	2b00      	cmp	r3, #0
 8000506:	f000 8096 	beq.w	8000636 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800050a:	4b59      	ldr	r3, [pc, #356]	; (8000670 <HAL_GPIO_Init+0x298>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	4a58      	ldr	r2, [pc, #352]	; (8000670 <HAL_GPIO_Init+0x298>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	6193      	str	r3, [r2, #24]
 8000516:	4b56      	ldr	r3, [pc, #344]	; (8000670 <HAL_GPIO_Init+0x298>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
 8000520:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000522:	4a54      	ldr	r2, [pc, #336]	; (8000674 <HAL_GPIO_Init+0x29c>)
 8000524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000526:	089b      	lsrs	r3, r3, #2
 8000528:	3302      	adds	r3, #2
 800052a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800052e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000532:	f003 0303 	and.w	r3, r3, #3
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	220f      	movs	r2, #15
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	4013      	ands	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4a4b      	ldr	r2, [pc, #300]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 800054a:	4293      	cmp	r3, r2
 800054c:	d013      	beq.n	8000576 <HAL_GPIO_Init+0x19e>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4a4a      	ldr	r2, [pc, #296]	; (800067c <HAL_GPIO_Init+0x2a4>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d00d      	beq.n	8000572 <HAL_GPIO_Init+0x19a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a49      	ldr	r2, [pc, #292]	; (8000680 <HAL_GPIO_Init+0x2a8>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d007      	beq.n	800056e <HAL_GPIO_Init+0x196>
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a48      	ldr	r2, [pc, #288]	; (8000684 <HAL_GPIO_Init+0x2ac>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d101      	bne.n	800056a <HAL_GPIO_Init+0x192>
 8000566:	2303      	movs	r3, #3
 8000568:	e006      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 800056a:	2304      	movs	r3, #4
 800056c:	e004      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 800056e:	2302      	movs	r3, #2
 8000570:	e002      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 8000572:	2301      	movs	r3, #1
 8000574:	e000      	b.n	8000578 <HAL_GPIO_Init+0x1a0>
 8000576:	2300      	movs	r3, #0
 8000578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800057a:	f002 0203 	and.w	r2, r2, #3
 800057e:	0092      	lsls	r2, r2, #2
 8000580:	4093      	lsls	r3, r2
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	4313      	orrs	r3, r2
 8000586:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000588:	493a      	ldr	r1, [pc, #232]	; (8000674 <HAL_GPIO_Init+0x29c>)
 800058a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800058c:	089b      	lsrs	r3, r3, #2
 800058e:	3302      	adds	r3, #2
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d006      	beq.n	80005b0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005a2:	4b39      	ldr	r3, [pc, #228]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	4938      	ldr	r1, [pc, #224]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005a8:	69bb      	ldr	r3, [r7, #24]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	600b      	str	r3, [r1, #0]
 80005ae:	e006      	b.n	80005be <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005b0:	4b35      	ldr	r3, [pc, #212]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	43db      	mvns	r3, r3
 80005b8:	4933      	ldr	r1, [pc, #204]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005ba:	4013      	ands	r3, r2
 80005bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d006      	beq.n	80005d8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005ca:	4b2f      	ldr	r3, [pc, #188]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005cc:	685a      	ldr	r2, [r3, #4]
 80005ce:	492e      	ldr	r1, [pc, #184]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005d0:	69bb      	ldr	r3, [r7, #24]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	604b      	str	r3, [r1, #4]
 80005d6:	e006      	b.n	80005e6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80005d8:	4b2b      	ldr	r3, [pc, #172]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005da:	685a      	ldr	r2, [r3, #4]
 80005dc:	69bb      	ldr	r3, [r7, #24]
 80005de:	43db      	mvns	r3, r3
 80005e0:	4929      	ldr	r1, [pc, #164]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005e2:	4013      	ands	r3, r2
 80005e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d006      	beq.n	8000600 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80005f2:	4b25      	ldr	r3, [pc, #148]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	4924      	ldr	r1, [pc, #144]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	608b      	str	r3, [r1, #8]
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000600:	4b21      	ldr	r3, [pc, #132]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000602:	689a      	ldr	r2, [r3, #8]
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	43db      	mvns	r3, r3
 8000608:	491f      	ldr	r1, [pc, #124]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800060a:	4013      	ands	r3, r2
 800060c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000616:	2b00      	cmp	r3, #0
 8000618:	d006      	beq.n	8000628 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800061a:	4b1b      	ldr	r3, [pc, #108]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800061c:	68da      	ldr	r2, [r3, #12]
 800061e:	491a      	ldr	r1, [pc, #104]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	4313      	orrs	r3, r2
 8000624:	60cb      	str	r3, [r1, #12]
 8000626:	e006      	b.n	8000636 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000628:	4b17      	ldr	r3, [pc, #92]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 800062a:	68da      	ldr	r2, [r3, #12]
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	43db      	mvns	r3, r3
 8000630:	4915      	ldr	r1, [pc, #84]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000632:	4013      	ands	r3, r2
 8000634:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000638:	3301      	adds	r3, #1
 800063a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000642:	fa22 f303 	lsr.w	r3, r2, r3
 8000646:	2b00      	cmp	r3, #0
 8000648:	f47f aed0 	bne.w	80003ec <HAL_GPIO_Init+0x14>
  }
}
 800064c:	bf00      	nop
 800064e:	372c      	adds	r7, #44	; 0x2c
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	10210000 	.word	0x10210000
 800065c:	10110000 	.word	0x10110000
 8000660:	10120000 	.word	0x10120000
 8000664:	10310000 	.word	0x10310000
 8000668:	10320000 	.word	0x10320000
 800066c:	10220000 	.word	0x10220000
 8000670:	40021000 	.word	0x40021000
 8000674:	40010000 	.word	0x40010000
 8000678:	40010800 	.word	0x40010800
 800067c:	40010c00 	.word	0x40010c00
 8000680:	40011000 	.word	0x40011000
 8000684:	40011400 	.word	0x40011400
 8000688:	40010400 	.word	0x40010400

0800068c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d101      	bne.n	800069e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800069a:	2301      	movs	r3, #1
 800069c:	e26c      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	f000 8087 	beq.w	80007ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80006ac:	4b92      	ldr	r3, [pc, #584]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f003 030c 	and.w	r3, r3, #12
 80006b4:	2b04      	cmp	r3, #4
 80006b6:	d00c      	beq.n	80006d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006b8:	4b8f      	ldr	r3, [pc, #572]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	f003 030c 	and.w	r3, r3, #12
 80006c0:	2b08      	cmp	r3, #8
 80006c2:	d112      	bne.n	80006ea <HAL_RCC_OscConfig+0x5e>
 80006c4:	4b8c      	ldr	r3, [pc, #560]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006d0:	d10b      	bne.n	80006ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006d2:	4b89      	ldr	r3, [pc, #548]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d06c      	beq.n	80007b8 <HAL_RCC_OscConfig+0x12c>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d168      	bne.n	80007b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80006e6:	2301      	movs	r3, #1
 80006e8:	e246      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006f2:	d106      	bne.n	8000702 <HAL_RCC_OscConfig+0x76>
 80006f4:	4b80      	ldr	r3, [pc, #512]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a7f      	ldr	r2, [pc, #508]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80006fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	e02e      	b.n	8000760 <HAL_RCC_OscConfig+0xd4>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d10c      	bne.n	8000724 <HAL_RCC_OscConfig+0x98>
 800070a:	4b7b      	ldr	r3, [pc, #492]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a7a      	ldr	r2, [pc, #488]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000710:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000714:	6013      	str	r3, [r2, #0]
 8000716:	4b78      	ldr	r3, [pc, #480]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4a77      	ldr	r2, [pc, #476]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800071c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000720:	6013      	str	r3, [r2, #0]
 8000722:	e01d      	b.n	8000760 <HAL_RCC_OscConfig+0xd4>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800072c:	d10c      	bne.n	8000748 <HAL_RCC_OscConfig+0xbc>
 800072e:	4b72      	ldr	r3, [pc, #456]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a71      	ldr	r2, [pc, #452]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000738:	6013      	str	r3, [r2, #0]
 800073a:	4b6f      	ldr	r3, [pc, #444]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a6e      	ldr	r2, [pc, #440]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000744:	6013      	str	r3, [r2, #0]
 8000746:	e00b      	b.n	8000760 <HAL_RCC_OscConfig+0xd4>
 8000748:	4b6b      	ldr	r3, [pc, #428]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a6a      	ldr	r2, [pc, #424]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800074e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b68      	ldr	r3, [pc, #416]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a67      	ldr	r2, [pc, #412]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800075a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800075e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d013      	beq.n	8000790 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000768:	f7ff fd48 	bl	80001fc <HAL_GetTick>
 800076c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800076e:	e008      	b.n	8000782 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000770:	f7ff fd44 	bl	80001fc <HAL_GetTick>
 8000774:	4602      	mov	r2, r0
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	2b64      	cmp	r3, #100	; 0x64
 800077c:	d901      	bls.n	8000782 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800077e:	2303      	movs	r3, #3
 8000780:	e1fa      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000782:	4b5d      	ldr	r3, [pc, #372]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f0      	beq.n	8000770 <HAL_RCC_OscConfig+0xe4>
 800078e:	e014      	b.n	80007ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000790:	f7ff fd34 	bl	80001fc <HAL_GetTick>
 8000794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000796:	e008      	b.n	80007aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000798:	f7ff fd30 	bl	80001fc <HAL_GetTick>
 800079c:	4602      	mov	r2, r0
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	2b64      	cmp	r3, #100	; 0x64
 80007a4:	d901      	bls.n	80007aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80007a6:	2303      	movs	r3, #3
 80007a8:	e1e6      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007aa:	4b53      	ldr	r3, [pc, #332]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1f0      	bne.n	8000798 <HAL_RCC_OscConfig+0x10c>
 80007b6:	e000      	b.n	80007ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d063      	beq.n	800088e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80007c6:	4b4c      	ldr	r3, [pc, #304]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f003 030c 	and.w	r3, r3, #12
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d00b      	beq.n	80007ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007d2:	4b49      	ldr	r3, [pc, #292]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	f003 030c 	and.w	r3, r3, #12
 80007da:	2b08      	cmp	r3, #8
 80007dc:	d11c      	bne.n	8000818 <HAL_RCC_OscConfig+0x18c>
 80007de:	4b46      	ldr	r3, [pc, #280]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d116      	bne.n	8000818 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007ea:	4b43      	ldr	r3, [pc, #268]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d005      	beq.n	8000802 <HAL_RCC_OscConfig+0x176>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	691b      	ldr	r3, [r3, #16]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d001      	beq.n	8000802 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	e1ba      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000802:	4b3d      	ldr	r3, [pc, #244]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	695b      	ldr	r3, [r3, #20]
 800080e:	00db      	lsls	r3, r3, #3
 8000810:	4939      	ldr	r1, [pc, #228]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000812:	4313      	orrs	r3, r2
 8000814:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000816:	e03a      	b.n	800088e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	691b      	ldr	r3, [r3, #16]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d020      	beq.n	8000862 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000820:	4b36      	ldr	r3, [pc, #216]	; (80008fc <HAL_RCC_OscConfig+0x270>)
 8000822:	2201      	movs	r2, #1
 8000824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000826:	f7ff fce9 	bl	80001fc <HAL_GetTick>
 800082a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800082c:	e008      	b.n	8000840 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800082e:	f7ff fce5 	bl	80001fc <HAL_GetTick>
 8000832:	4602      	mov	r2, r0
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	2b02      	cmp	r3, #2
 800083a:	d901      	bls.n	8000840 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800083c:	2303      	movs	r3, #3
 800083e:	e19b      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000840:	4b2d      	ldr	r3, [pc, #180]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f003 0302 	and.w	r3, r3, #2
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0f0      	beq.n	800082e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800084c:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	695b      	ldr	r3, [r3, #20]
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	4927      	ldr	r1, [pc, #156]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 800085c:	4313      	orrs	r3, r2
 800085e:	600b      	str	r3, [r1, #0]
 8000860:	e015      	b.n	800088e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000862:	4b26      	ldr	r3, [pc, #152]	; (80008fc <HAL_RCC_OscConfig+0x270>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000868:	f7ff fcc8 	bl	80001fc <HAL_GetTick>
 800086c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800086e:	e008      	b.n	8000882 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000870:	f7ff fcc4 	bl	80001fc <HAL_GetTick>
 8000874:	4602      	mov	r2, r0
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	2b02      	cmp	r3, #2
 800087c:	d901      	bls.n	8000882 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800087e:	2303      	movs	r3, #3
 8000880:	e17a      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000882:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1f0      	bne.n	8000870 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f003 0308 	and.w	r3, r3, #8
 8000896:	2b00      	cmp	r3, #0
 8000898:	d03a      	beq.n	8000910 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d019      	beq.n	80008d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <HAL_RCC_OscConfig+0x274>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008a8:	f7ff fca8 	bl	80001fc <HAL_GetTick>
 80008ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008ae:	e008      	b.n	80008c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008b0:	f7ff fca4 	bl	80001fc <HAL_GetTick>
 80008b4:	4602      	mov	r2, r0
 80008b6:	693b      	ldr	r3, [r7, #16]
 80008b8:	1ad3      	subs	r3, r2, r3
 80008ba:	2b02      	cmp	r3, #2
 80008bc:	d901      	bls.n	80008c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80008be:	2303      	movs	r3, #3
 80008c0:	e15a      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008c2:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <HAL_RCC_OscConfig+0x26c>)
 80008c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0f0      	beq.n	80008b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80008ce:	2001      	movs	r0, #1
 80008d0:	f000 faa8 	bl	8000e24 <RCC_Delay>
 80008d4:	e01c      	b.n	8000910 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_RCC_OscConfig+0x274>)
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008dc:	f7ff fc8e 	bl	80001fc <HAL_GetTick>
 80008e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008e2:	e00f      	b.n	8000904 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008e4:	f7ff fc8a 	bl	80001fc <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d908      	bls.n	8000904 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80008f2:	2303      	movs	r3, #3
 80008f4:	e140      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
 80008f6:	bf00      	nop
 80008f8:	40021000 	.word	0x40021000
 80008fc:	42420000 	.word	0x42420000
 8000900:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000904:	4b9e      	ldr	r3, [pc, #632]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000908:	f003 0302 	and.w	r3, r3, #2
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1e9      	bne.n	80008e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	2b00      	cmp	r3, #0
 800091a:	f000 80a6 	beq.w	8000a6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000922:	4b97      	ldr	r3, [pc, #604]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10d      	bne.n	800094a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	4b94      	ldr	r3, [pc, #592]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	4a93      	ldr	r2, [pc, #588]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000938:	61d3      	str	r3, [r2, #28]
 800093a:	4b91      	ldr	r3, [pc, #580]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000946:	2301      	movs	r3, #1
 8000948:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800094a:	4b8e      	ldr	r3, [pc, #568]	; (8000b84 <HAL_RCC_OscConfig+0x4f8>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000952:	2b00      	cmp	r3, #0
 8000954:	d118      	bne.n	8000988 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000956:	4b8b      	ldr	r3, [pc, #556]	; (8000b84 <HAL_RCC_OscConfig+0x4f8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a8a      	ldr	r2, [pc, #552]	; (8000b84 <HAL_RCC_OscConfig+0x4f8>)
 800095c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000962:	f7ff fc4b 	bl	80001fc <HAL_GetTick>
 8000966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000968:	e008      	b.n	800097c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800096a:	f7ff fc47 	bl	80001fc <HAL_GetTick>
 800096e:	4602      	mov	r2, r0
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	2b64      	cmp	r3, #100	; 0x64
 8000976:	d901      	bls.n	800097c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000978:	2303      	movs	r3, #3
 800097a:	e0fd      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800097c:	4b81      	ldr	r3, [pc, #516]	; (8000b84 <HAL_RCC_OscConfig+0x4f8>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000984:	2b00      	cmp	r3, #0
 8000986:	d0f0      	beq.n	800096a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d106      	bne.n	800099e <HAL_RCC_OscConfig+0x312>
 8000990:	4b7b      	ldr	r3, [pc, #492]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	4a7a      	ldr	r2, [pc, #488]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	6213      	str	r3, [r2, #32]
 800099c:	e02d      	b.n	80009fa <HAL_RCC_OscConfig+0x36e>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10c      	bne.n	80009c0 <HAL_RCC_OscConfig+0x334>
 80009a6:	4b76      	ldr	r3, [pc, #472]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009a8:	6a1b      	ldr	r3, [r3, #32]
 80009aa:	4a75      	ldr	r2, [pc, #468]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009ac:	f023 0301 	bic.w	r3, r3, #1
 80009b0:	6213      	str	r3, [r2, #32]
 80009b2:	4b73      	ldr	r3, [pc, #460]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009b4:	6a1b      	ldr	r3, [r3, #32]
 80009b6:	4a72      	ldr	r2, [pc, #456]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009b8:	f023 0304 	bic.w	r3, r3, #4
 80009bc:	6213      	str	r3, [r2, #32]
 80009be:	e01c      	b.n	80009fa <HAL_RCC_OscConfig+0x36e>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	2b05      	cmp	r3, #5
 80009c6:	d10c      	bne.n	80009e2 <HAL_RCC_OscConfig+0x356>
 80009c8:	4b6d      	ldr	r3, [pc, #436]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009ca:	6a1b      	ldr	r3, [r3, #32]
 80009cc:	4a6c      	ldr	r2, [pc, #432]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009ce:	f043 0304 	orr.w	r3, r3, #4
 80009d2:	6213      	str	r3, [r2, #32]
 80009d4:	4b6a      	ldr	r3, [pc, #424]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4a69      	ldr	r2, [pc, #420]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	6213      	str	r3, [r2, #32]
 80009e0:	e00b      	b.n	80009fa <HAL_RCC_OscConfig+0x36e>
 80009e2:	4b67      	ldr	r3, [pc, #412]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009e4:	6a1b      	ldr	r3, [r3, #32]
 80009e6:	4a66      	ldr	r2, [pc, #408]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009e8:	f023 0301 	bic.w	r3, r3, #1
 80009ec:	6213      	str	r3, [r2, #32]
 80009ee:	4b64      	ldr	r3, [pc, #400]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009f0:	6a1b      	ldr	r3, [r3, #32]
 80009f2:	4a63      	ldr	r2, [pc, #396]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 80009f4:	f023 0304 	bic.w	r3, r3, #4
 80009f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	68db      	ldr	r3, [r3, #12]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d015      	beq.n	8000a2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a02:	f7ff fbfb 	bl	80001fc <HAL_GetTick>
 8000a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a08:	e00a      	b.n	8000a20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a0a:	f7ff fbf7 	bl	80001fc <HAL_GetTick>
 8000a0e:	4602      	mov	r2, r0
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d901      	bls.n	8000a20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	e0ab      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a20:	4b57      	ldr	r3, [pc, #348]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000a22:	6a1b      	ldr	r3, [r3, #32]
 8000a24:	f003 0302 	and.w	r3, r3, #2
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d0ee      	beq.n	8000a0a <HAL_RCC_OscConfig+0x37e>
 8000a2c:	e014      	b.n	8000a58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a2e:	f7ff fbe5 	bl	80001fc <HAL_GetTick>
 8000a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a34:	e00a      	b.n	8000a4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a36:	f7ff fbe1 	bl	80001fc <HAL_GetTick>
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	1ad3      	subs	r3, r2, r3
 8000a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d901      	bls.n	8000a4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	e095      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a4c:	4b4c      	ldr	r3, [pc, #304]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000a4e:	6a1b      	ldr	r3, [r3, #32]
 8000a50:	f003 0302 	and.w	r3, r3, #2
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1ee      	bne.n	8000a36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d105      	bne.n	8000a6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a5e:	4b48      	ldr	r3, [pc, #288]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a47      	ldr	r2, [pc, #284]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000a64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f000 8081 	beq.w	8000b76 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a74:	4b42      	ldr	r3, [pc, #264]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f003 030c 	and.w	r3, r3, #12
 8000a7c:	2b08      	cmp	r3, #8
 8000a7e:	d061      	beq.n	8000b44 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	69db      	ldr	r3, [r3, #28]
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d146      	bne.n	8000b16 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a88:	4b3f      	ldr	r3, [pc, #252]	; (8000b88 <HAL_RCC_OscConfig+0x4fc>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a8e:	f7ff fbb5 	bl	80001fc <HAL_GetTick>
 8000a92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a94:	e008      	b.n	8000aa8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a96:	f7ff fbb1 	bl	80001fc <HAL_GetTick>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d901      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	e067      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aa8:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d1f0      	bne.n	8000a96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6a1b      	ldr	r3, [r3, #32]
 8000ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000abc:	d108      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000abe:	4b30      	ldr	r3, [pc, #192]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	492d      	ldr	r1, [pc, #180]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000acc:	4313      	orrs	r3, r2
 8000ace:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a19      	ldr	r1, [r3, #32]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ae0:	430b      	orrs	r3, r1
 8000ae2:	4927      	ldr	r1, [pc, #156]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ae8:	4b27      	ldr	r3, [pc, #156]	; (8000b88 <HAL_RCC_OscConfig+0x4fc>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aee:	f7ff fb85 	bl	80001fc <HAL_GetTick>
 8000af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000af4:	e008      	b.n	8000b08 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000af6:	f7ff fb81 	bl	80001fc <HAL_GetTick>
 8000afa:	4602      	mov	r2, r0
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d901      	bls.n	8000b08 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b04:	2303      	movs	r3, #3
 8000b06:	e037      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b08:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d0f0      	beq.n	8000af6 <HAL_RCC_OscConfig+0x46a>
 8000b14:	e02f      	b.n	8000b76 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b16:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <HAL_RCC_OscConfig+0x4fc>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b1c:	f7ff fb6e 	bl	80001fc <HAL_GetTick>
 8000b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b22:	e008      	b.n	8000b36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b24:	f7ff fb6a 	bl	80001fc <HAL_GetTick>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d901      	bls.n	8000b36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000b32:	2303      	movs	r3, #3
 8000b34:	e020      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b36:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d1f0      	bne.n	8000b24 <HAL_RCC_OscConfig+0x498>
 8000b42:	e018      	b.n	8000b76 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	69db      	ldr	r3, [r3, #28]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d101      	bne.n	8000b50 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e013      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <HAL_RCC_OscConfig+0x4f4>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6a1b      	ldr	r3, [r3, #32]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d106      	bne.n	8000b72 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d001      	beq.n	8000b76 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40021000 	.word	0x40021000
 8000b84:	40007000 	.word	0x40007000
 8000b88:	42420060 	.word	0x42420060

08000b8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d101      	bne.n	8000ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	e0d0      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ba0:	4b6a      	ldr	r3, [pc, #424]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f003 0307 	and.w	r3, r3, #7
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d910      	bls.n	8000bd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bae:	4b67      	ldr	r3, [pc, #412]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f023 0207 	bic.w	r2, r3, #7
 8000bb6:	4965      	ldr	r1, [pc, #404]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bbe:	4b63      	ldr	r3, [pc, #396]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	683a      	ldr	r2, [r7, #0]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d001      	beq.n	8000bd0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	e0b8      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f003 0302 	and.w	r3, r3, #2
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d020      	beq.n	8000c1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f003 0304 	and.w	r3, r3, #4
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d005      	beq.n	8000bf4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000be8:	4b59      	ldr	r3, [pc, #356]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	4a58      	ldr	r2, [pc, #352]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000bee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000bf2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f003 0308 	and.w	r3, r3, #8
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d005      	beq.n	8000c0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c00:	4b53      	ldr	r3, [pc, #332]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	4a52      	ldr	r2, [pc, #328]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c06:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000c0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c0c:	4b50      	ldr	r3, [pc, #320]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	494d      	ldr	r1, [pc, #308]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d040      	beq.n	8000cac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d107      	bne.n	8000c42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c32:	4b47      	ldr	r3, [pc, #284]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d115      	bne.n	8000c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e07f      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d107      	bne.n	8000c5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c4a:	4b41      	ldr	r3, [pc, #260]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d109      	bne.n	8000c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e073      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c5a:	4b3d      	ldr	r3, [pc, #244]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e06b      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c6a:	4b39      	ldr	r3, [pc, #228]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f023 0203 	bic.w	r2, r3, #3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	4936      	ldr	r1, [pc, #216]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c7c:	f7ff fabe 	bl	80001fc <HAL_GetTick>
 8000c80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c82:	e00a      	b.n	8000c9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c84:	f7ff faba 	bl	80001fc <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e053      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c9a:	4b2d      	ldr	r3, [pc, #180]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f003 020c 	and.w	r2, r3, #12
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d1eb      	bne.n	8000c84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000cac:	4b27      	ldr	r3, [pc, #156]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0307 	and.w	r3, r3, #7
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d210      	bcs.n	8000cdc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cba:	4b24      	ldr	r3, [pc, #144]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f023 0207 	bic.w	r2, r3, #7
 8000cc2:	4922      	ldr	r1, [pc, #136]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cca:	4b20      	ldr	r3, [pc, #128]	; (8000d4c <HAL_RCC_ClockConfig+0x1c0>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d001      	beq.n	8000cdc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e032      	b.n	8000d42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d008      	beq.n	8000cfa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ce8:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	4916      	ldr	r1, [pc, #88]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0308 	and.w	r3, r3, #8
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d009      	beq.n	8000d1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d06:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	00db      	lsls	r3, r3, #3
 8000d14:	490e      	ldr	r1, [pc, #56]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d1a:	f000 f821 	bl	8000d60 <HAL_RCC_GetSysClockFreq>
 8000d1e:	4601      	mov	r1, r0
 8000d20:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	091b      	lsrs	r3, r3, #4
 8000d26:	f003 030f 	and.w	r3, r3, #15
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	; (8000d54 <HAL_RCC_ClockConfig+0x1c8>)
 8000d2c:	5cd3      	ldrb	r3, [r2, r3]
 8000d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d32:	4a09      	ldr	r2, [pc, #36]	; (8000d58 <HAL_RCC_ClockConfig+0x1cc>)
 8000d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000d36:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <HAL_RCC_ClockConfig+0x1d0>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fa1c 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40022000 	.word	0x40022000
 8000d50:	40021000 	.word	0x40021000
 8000d54:	0800187c 	.word	0x0800187c
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000000 	.word	0x20000000

08000d60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d60:	b490      	push	{r4, r7}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000d66:	4b2a      	ldr	r3, [pc, #168]	; (8000e10 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000d68:	1d3c      	adds	r4, r7, #4
 8000d6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000d70:	4b28      	ldr	r3, [pc, #160]	; (8000e14 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61fb      	str	r3, [r7, #28]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	627b      	str	r3, [r7, #36]	; 0x24
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000d86:	2300      	movs	r3, #0
 8000d88:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d8a:	4b23      	ldr	r3, [pc, #140]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	f003 030c 	and.w	r3, r3, #12
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	d002      	beq.n	8000da0 <HAL_RCC_GetSysClockFreq+0x40>
 8000d9a:	2b08      	cmp	r3, #8
 8000d9c:	d003      	beq.n	8000da6 <HAL_RCC_GetSysClockFreq+0x46>
 8000d9e:	e02d      	b.n	8000dfc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000da0:	4b1e      	ldr	r3, [pc, #120]	; (8000e1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000da2:	623b      	str	r3, [r7, #32]
      break;
 8000da4:	e02d      	b.n	8000e02 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	0c9b      	lsrs	r3, r3, #18
 8000daa:	f003 030f 	and.w	r3, r3, #15
 8000dae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000db2:	4413      	add	r3, r2
 8000db4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000db8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d013      	beq.n	8000dec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	0c5b      	lsrs	r3, r3, #17
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000dd2:	4413      	add	r3, r2
 8000dd4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000dd8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	4a0f      	ldr	r2, [pc, #60]	; (8000e1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000dde:	fb02 f203 	mul.w	r2, r2, r3
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
 8000dea:	e004      	b.n	8000df6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	4a0c      	ldr	r2, [pc, #48]	; (8000e20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000df0:	fb02 f303 	mul.w	r3, r2, r3
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df8:	623b      	str	r3, [r7, #32]
      break;
 8000dfa:	e002      	b.n	8000e02 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8000dfe:	623b      	str	r3, [r7, #32]
      break;
 8000e00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e02:	6a3b      	ldr	r3, [r7, #32]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3728      	adds	r7, #40	; 0x28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc90      	pop	{r4, r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	08001868 	.word	0x08001868
 8000e14:	08001878 	.word	0x08001878
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	007a1200 	.word	0x007a1200
 8000e20:	003d0900 	.word	0x003d0900

08000e24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <RCC_Delay+0x34>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <RCC_Delay+0x38>)
 8000e32:	fba2 2303 	umull	r2, r3, r2, r3
 8000e36:	0a5b      	lsrs	r3, r3, #9
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	fb02 f303 	mul.w	r3, r2, r3
 8000e3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000e40:	bf00      	nop
  }
  while (Delay --);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	1e5a      	subs	r2, r3, #1
 8000e46:	60fa      	str	r2, [r7, #12]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1f9      	bne.n	8000e40 <RCC_Delay+0x1c>
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	20000008 	.word	0x20000008
 8000e5c:	10624dd3 	.word	0x10624dd3

08000e60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d101      	bne.n	8000e72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e01d      	b.n	8000eae <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d106      	bne.n	8000e8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f000 fbf6 	bl	8001678 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2202      	movs	r2, #2
 8000e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3304      	adds	r3, #4
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4610      	mov	r0, r2
 8000ea0:	f000 f90e 	bl	80010c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	2b0c      	cmp	r3, #12
 8000ec6:	d841      	bhi.n	8000f4c <HAL_TIM_IC_Start_IT+0x94>
 8000ec8:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <HAL_TIM_IC_Start_IT+0x18>)
 8000eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ece:	bf00      	nop
 8000ed0:	08000f05 	.word	0x08000f05
 8000ed4:	08000f4d 	.word	0x08000f4d
 8000ed8:	08000f4d 	.word	0x08000f4d
 8000edc:	08000f4d 	.word	0x08000f4d
 8000ee0:	08000f17 	.word	0x08000f17
 8000ee4:	08000f4d 	.word	0x08000f4d
 8000ee8:	08000f4d 	.word	0x08000f4d
 8000eec:	08000f4d 	.word	0x08000f4d
 8000ef0:	08000f29 	.word	0x08000f29
 8000ef4:	08000f4d 	.word	0x08000f4d
 8000ef8:	08000f4d 	.word	0x08000f4d
 8000efc:	08000f4d 	.word	0x08000f4d
 8000f00:	08000f3b 	.word	0x08000f3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	68da      	ldr	r2, [r3, #12]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f042 0202 	orr.w	r2, r2, #2
 8000f12:	60da      	str	r2, [r3, #12]
      break;
 8000f14:	e01b      	b.n	8000f4e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f042 0204 	orr.w	r2, r2, #4
 8000f24:	60da      	str	r2, [r3, #12]
      break;
 8000f26:	e012      	b.n	8000f4e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	68da      	ldr	r2, [r3, #12]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f042 0208 	orr.w	r2, r2, #8
 8000f36:	60da      	str	r2, [r3, #12]
      break;
 8000f38:	e009      	b.n	8000f4e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f042 0210 	orr.w	r2, r2, #16
 8000f48:	60da      	str	r2, [r3, #12]
      break;
 8000f4a:	e000      	b.n	8000f4e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8000f4c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2201      	movs	r2, #1
 8000f54:	6839      	ldr	r1, [r7, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fa21 	bl	800139e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b06      	cmp	r3, #6
 8000f6c:	d007      	beq.n	8000f7e <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f042 0201 	orr.w	r2, r2, #1
 8000f7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d101      	bne.n	8000fa2 <HAL_TIM_IC_ConfigChannel+0x1a>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e08a      	b.n	80010b8 <HAL_TIM_IC_ConfigChannel+0x130>
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2202      	movs	r2, #2
 8000fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d11b      	bne.n	8000ff0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	6819      	ldr	r1, [r3, #0]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	f000 f8dc 	bl	8001184 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	699a      	ldr	r2, [r3, #24]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 020c 	bic.w	r2, r2, #12
 8000fda:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6999      	ldr	r1, [r3, #24]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	619a      	str	r2, [r3, #24]
 8000fee:	e05a      	b.n	80010a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	d11c      	bne.n	8001030 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	6819      	ldr	r1, [r3, #0]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	685a      	ldr	r2, [r3, #4]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	f000 f917 	bl	8001238 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	699a      	ldr	r2, [r3, #24]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001018:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6999      	ldr	r1, [r3, #24]
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	021a      	lsls	r2, r3, #8
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	430a      	orrs	r2, r1
 800102c:	619a      	str	r2, [r3, #24]
 800102e:	e03a      	b.n	80010a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b08      	cmp	r3, #8
 8001034:	d11b      	bne.n	800106e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	6818      	ldr	r0, [r3, #0]
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	f000 f933 	bl	80012b0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	69da      	ldr	r2, [r3, #28]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f022 020c 	bic.w	r2, r2, #12
 8001058:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	69d9      	ldr	r1, [r3, #28]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	689a      	ldr	r2, [r3, #8]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	430a      	orrs	r2, r1
 800106a:	61da      	str	r2, [r3, #28]
 800106c:	e01b      	b.n	80010a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	6818      	ldr	r0, [r3, #0]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	6819      	ldr	r1, [r3, #0]
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	685a      	ldr	r2, [r3, #4]
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	f000 f952 	bl	8001326 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	69da      	ldr	r2, [r3, #28]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001090:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	69d9      	ldr	r1, [r3, #28]
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	021a      	lsls	r2, r3, #8
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	430a      	orrs	r2, r1
 80010a4:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2201      	movs	r2, #1
 80010aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a29      	ldr	r2, [pc, #164]	; (8001178 <TIM_Base_SetConfig+0xb8>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d00b      	beq.n	80010f0 <TIM_Base_SetConfig+0x30>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010de:	d007      	beq.n	80010f0 <TIM_Base_SetConfig+0x30>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a26      	ldr	r2, [pc, #152]	; (800117c <TIM_Base_SetConfig+0xbc>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d003      	beq.n	80010f0 <TIM_Base_SetConfig+0x30>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a25      	ldr	r2, [pc, #148]	; (8001180 <TIM_Base_SetConfig+0xc0>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d108      	bne.n	8001102 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	4313      	orrs	r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a1c      	ldr	r2, [pc, #112]	; (8001178 <TIM_Base_SetConfig+0xb8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d00b      	beq.n	8001122 <TIM_Base_SetConfig+0x62>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001110:	d007      	beq.n	8001122 <TIM_Base_SetConfig+0x62>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a19      	ldr	r2, [pc, #100]	; (800117c <TIM_Base_SetConfig+0xbc>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d003      	beq.n	8001122 <TIM_Base_SetConfig+0x62>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a18      	ldr	r2, [pc, #96]	; (8001180 <TIM_Base_SetConfig+0xc0>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d108      	bne.n	8001134 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	4313      	orrs	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a07      	ldr	r2, [pc, #28]	; (8001178 <TIM_Base_SetConfig+0xb8>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d103      	bne.n	8001168 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2201      	movs	r2, #1
 800116c:	615a      	str	r2, [r3, #20]
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	40012c00 	.word	0x40012c00
 800117c:	40000400 	.word	0x40000400
 8001180:	40000800 	.word	0x40000800

08001184 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001184:	b480      	push	{r7}
 8001186:	b087      	sub	sp, #28
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
 8001190:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	f023 0201 	bic.w	r2, r3, #1
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4a1f      	ldr	r2, [pc, #124]	; (800122c <TIM_TI1_SetConfig+0xa8>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d00b      	beq.n	80011ca <TIM_TI1_SetConfig+0x46>
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011b8:	d007      	beq.n	80011ca <TIM_TI1_SetConfig+0x46>
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <TIM_TI1_SetConfig+0xac>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d003      	beq.n	80011ca <TIM_TI1_SetConfig+0x46>
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	4a1b      	ldr	r2, [pc, #108]	; (8001234 <TIM_TI1_SetConfig+0xb0>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d101      	bne.n	80011ce <TIM_TI1_SetConfig+0x4a>
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <TIM_TI1_SetConfig+0x4c>
 80011ce:	2300      	movs	r3, #0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d008      	beq.n	80011e6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	f023 0303 	bic.w	r3, r3, #3
 80011da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	e003      	b.n	80011ee <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80011f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	011b      	lsls	r3, r3, #4
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	697a      	ldr	r2, [r7, #20]
 80011fe:	4313      	orrs	r3, r2
 8001200:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	f023 030a 	bic.w	r3, r3, #10
 8001208:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	f003 030a 	and.w	r3, r3, #10
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	621a      	str	r2, [r3, #32]
}
 8001222:	bf00      	nop
 8001224:	371c      	adds	r7, #28
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	40012c00 	.word	0x40012c00
 8001230:	40000400 	.word	0x40000400
 8001234:	40000800 	.word	0x40000800

08001238 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001238:	b480      	push	{r7}
 800123a:	b087      	sub	sp, #28
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	f023 0210 	bic.w	r2, r3, #16
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001264:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	021b      	lsls	r3, r3, #8
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4313      	orrs	r3, r2
 800126e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001276:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	031b      	lsls	r3, r3, #12
 800127c:	b29b      	uxth	r3, r3
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	4313      	orrs	r3, r2
 8001282:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800128a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	621a      	str	r2, [r3, #32]
}
 80012a6:	bf00      	nop
 80012a8:	371c      	adds	r7, #28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr

080012b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
 80012bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	6a1b      	ldr	r3, [r3, #32]
 80012c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	f023 0303 	bic.w	r3, r3, #3
 80012dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	011b      	lsls	r3, r3, #4
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001300:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	021b      	lsls	r3, r3, #8
 8001306:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4313      	orrs	r3, r2
 800130e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	621a      	str	r2, [r3, #32]
}
 800131c:	bf00      	nop
 800131e:	371c      	adds	r7, #28
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001326:	b480      	push	{r7}
 8001328:	b087      	sub	sp, #28
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6a1b      	ldr	r3, [r3, #32]
 8001338:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	69db      	ldr	r3, [r3, #28]
 8001344:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001352:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	4313      	orrs	r3, r2
 800135c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001364:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	031b      	lsls	r3, r3, #12
 800136a:	b29b      	uxth	r3, r3
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	4313      	orrs	r3, r2
 8001370:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001378:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	031b      	lsls	r3, r3, #12
 800137e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	4313      	orrs	r3, r2
 8001386:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	621a      	str	r2, [r3, #32]
}
 8001394:	bf00      	nop
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr

0800139e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800139e:	b480      	push	{r7}
 80013a0:	b087      	sub	sp, #28
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	60f8      	str	r0, [r7, #12]
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	f003 031f 	and.w	r3, r3, #31
 80013b0:	2201      	movs	r2, #1
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6a1a      	ldr	r2, [r3, #32]
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	43db      	mvns	r3, r3
 80013c0:	401a      	ands	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	f003 031f 	and.w	r3, r3, #31
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	fa01 f303 	lsl.w	r3, r1, r3
 80013d6:	431a      	orrs	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	621a      	str	r2, [r3, #32]
}
 80013dc:	bf00      	nop
 80013de:	371c      	adds	r7, #28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr

080013e6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b085      	sub	sp, #20
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d101      	bne.n	80013fe <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80013fa:	2302      	movs	r3, #2
 80013fc:	e032      	b.n	8001464 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2201      	movs	r2, #1
 8001402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2202      	movs	r2, #2
 800140a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001424:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	4313      	orrs	r3, r2
 800142e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001436:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	68ba      	ldr	r2, [r7, #8]
 800143e:	4313      	orrs	r3, r2
 8001440:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
	...

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001474:	f7fe fe6a 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001478:	f000 f80c 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147c:	f000 f8a2 	bl	80015c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001480:	f000 f84e 	bl	8001520 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001484:	2100      	movs	r1, #0
 8001486:	4802      	ldr	r0, [pc, #8]	; (8001490 <main+0x20>)
 8001488:	f7ff fd16 	bl	8000eb8 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800148c:	e7fe      	b.n	800148c <main+0x1c>
 800148e:	bf00      	nop
 8001490:	2000002c 	.word	0x2000002c

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b090      	sub	sp, #64	; 0x40
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 0318 	add.w	r3, r7, #24
 800149e:	2228      	movs	r2, #40	; 0x28
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 f9cc 	bl	8001840 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b6:	2301      	movs	r3, #1
 80014b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c4:	2301      	movs	r3, #1
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c8:	2302      	movs	r3, #2
 80014ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014d2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d8:	f107 0318 	add.w	r3, r7, #24
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f8d5 	bl	800068c <HAL_RCC_OscConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014e8:	f000 f88e 	bl	8001608 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ec:	230f      	movs	r3, #15
 80014ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f0:	2302      	movs	r3, #2
 80014f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2102      	movs	r1, #2
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff fb40 	bl	8000b8c <HAL_RCC_ClockConfig>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001512:	f000 f879 	bl	8001608 <Error_Handler>
  }
}
 8001516:	bf00      	nop
 8001518:	3740      	adds	r7, #64	; 0x40
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001526:	f107 0310 	add.w	r3, r7, #16
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800153c:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <MX_TIM2_Init+0xa0>)
 800153e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001544:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <MX_TIM2_Init+0xa0>)
 8001546:	2247      	movs	r2, #71	; 0x47
 8001548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154a:	4b1d      	ldr	r3, [pc, #116]	; (80015c0 <MX_TIM2_Init+0xa0>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8001550:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <MX_TIM2_Init+0xa0>)
 8001552:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <MX_TIM2_Init+0xa0>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <MX_TIM2_Init+0xa0>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001564:	4816      	ldr	r0, [pc, #88]	; (80015c0 <MX_TIM2_Init+0xa0>)
 8001566:	f7ff fc7b 	bl	8000e60 <HAL_TIM_IC_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001570:	f000 f84a 	bl	8001608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	4619      	mov	r1, r3
 8001582:	480f      	ldr	r0, [pc, #60]	; (80015c0 <MX_TIM2_Init+0xa0>)
 8001584:	f7ff ff2f 	bl	80013e6 <HAL_TIMEx_MasterConfigSynchronization>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800158e:	f000 f83b 	bl	8001608 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001596:	2301      	movs	r3, #1
 8001598:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80015a2:	463b      	mov	r3, r7
 80015a4:	2200      	movs	r2, #0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	; (80015c0 <MX_TIM2_Init+0xa0>)
 80015aa:	f7ff fced 	bl	8000f88 <HAL_TIM_IC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80015b4:	f000 f828 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	2000002c 	.word	0x2000002c

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <MX_GPIO_Init+0x40>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <MX_GPIO_Init+0x40>)
 80015d0:	f043 0320 	orr.w	r3, r3, #32
 80015d4:	6193      	str	r3, [r2, #24]
 80015d6:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <MX_GPIO_Init+0x40>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 0320 	and.w	r3, r3, #32
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	4b08      	ldr	r3, [pc, #32]	; (8001604 <MX_GPIO_Init+0x40>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	4a07      	ldr	r2, [pc, #28]	; (8001604 <MX_GPIO_Init+0x40>)
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	6193      	str	r3, [r2, #24]
 80015ee:	4b05      	ldr	r3, [pc, #20]	; (8001604 <MX_GPIO_Init+0x40>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f003 0304 	and.w	r3, r3, #4
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	683b      	ldr	r3, [r7, #0]

}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	40021000 	.word	0x40021000

08001608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_MspInit+0x5c>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	4a14      	ldr	r2, [pc, #80]	; (8001670 <HAL_MspInit+0x5c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6193      	str	r3, [r2, #24]
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_MspInit+0x5c>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <HAL_MspInit+0x5c>)
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	4a0e      	ldr	r2, [pc, #56]	; (8001670 <HAL_MspInit+0x5c>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800163c:	61d3      	str	r3, [r2, #28]
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <HAL_MspInit+0x5c>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <HAL_MspInit+0x60>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_MspInit+0x60>)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001666:	bf00      	nop
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	40021000 	.word	0x40021000
 8001674:	40010000 	.word	0x40010000

08001678 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM2)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001696:	d123      	bne.n	80016e0 <HAL_TIM_IC_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	61d3      	str	r3, [r2, #28]
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b0d      	ldr	r3, [pc, #52]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a0c      	ldr	r2, [pc, #48]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_TIM_IC_MspInit+0x70>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016c8:	2301      	movs	r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4619      	mov	r1, r3
 80016da:	4804      	ldr	r0, [pc, #16]	; (80016ec <HAL_TIM_IC_MspInit+0x74>)
 80016dc:	f7fe fe7c 	bl	80003d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016e0:	bf00      	nop
 80016e2:	3720      	adds	r7, #32
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010800 	.word	0x40010800

080016f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <HardFault_Handler+0x4>

08001702 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <MemManage_Handler+0x4>

08001708 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <BusFault_Handler+0x4>

0800170e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001712:	e7fe      	b.n	8001712 <UsageFault_Handler+0x4>

08001714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173c:	f7fe fd4c 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <SystemInit+0x5c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a14      	ldr	r2, [pc, #80]	; (80017a0 <SystemInit+0x5c>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <SystemInit+0x5c>)
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	4911      	ldr	r1, [pc, #68]	; (80017a0 <SystemInit+0x5c>)
 800175a:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <SystemInit+0x60>)
 800175c:	4013      	ands	r3, r2
 800175e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <SystemInit+0x5c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <SystemInit+0x5c>)
 8001766:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800176a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800176e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <SystemInit+0x5c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <SystemInit+0x5c>)
 8001776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800177a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <SystemInit+0x5c>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	4a07      	ldr	r2, [pc, #28]	; (80017a0 <SystemInit+0x5c>)
 8001782:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001786:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <SystemInit+0x5c>)
 800178a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800178e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <SystemInit+0x64>)
 8001792:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001796:	609a      	str	r2, [r3, #8]
#endif 
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	f8ff0000 	.word	0xf8ff0000
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017ae:	e003      	b.n	80017b8 <LoopCopyDataInit>

080017b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017b0:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017b6:	3104      	adds	r1, #4

080017b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017b8:	480a      	ldr	r0, [pc, #40]	; (80017e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80017bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80017be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80017c0:	d3f6      	bcc.n	80017b0 <CopyDataInit>
  ldr r2, =_sbss
 80017c2:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80017c4:	e002      	b.n	80017cc <LoopFillZerobss>

080017c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80017c8:	f842 3b04 	str.w	r3, [r2], #4

080017cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80017ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80017d0:	d3f9      	bcc.n	80017c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017d2:	f7ff ffb7 	bl	8001744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017d6:	f000 f80f 	bl	80017f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017da:	f7ff fe49 	bl	8001470 <main>
  bx lr
 80017de:	4770      	bx	lr
  ldr r3, =_sidata
 80017e0:	08001894 	.word	0x08001894
  ldr r0, =_sdata
 80017e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80017e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80017ec:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80017f0:	2000006c 	.word	0x2000006c

080017f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC1_2_IRQHandler>
	...

080017f8 <__libc_init_array>:
 80017f8:	b570      	push	{r4, r5, r6, lr}
 80017fa:	2500      	movs	r5, #0
 80017fc:	4e0c      	ldr	r6, [pc, #48]	; (8001830 <__libc_init_array+0x38>)
 80017fe:	4c0d      	ldr	r4, [pc, #52]	; (8001834 <__libc_init_array+0x3c>)
 8001800:	1ba4      	subs	r4, r4, r6
 8001802:	10a4      	asrs	r4, r4, #2
 8001804:	42a5      	cmp	r5, r4
 8001806:	d109      	bne.n	800181c <__libc_init_array+0x24>
 8001808:	f000 f822 	bl	8001850 <_init>
 800180c:	2500      	movs	r5, #0
 800180e:	4e0a      	ldr	r6, [pc, #40]	; (8001838 <__libc_init_array+0x40>)
 8001810:	4c0a      	ldr	r4, [pc, #40]	; (800183c <__libc_init_array+0x44>)
 8001812:	1ba4      	subs	r4, r4, r6
 8001814:	10a4      	asrs	r4, r4, #2
 8001816:	42a5      	cmp	r5, r4
 8001818:	d105      	bne.n	8001826 <__libc_init_array+0x2e>
 800181a:	bd70      	pop	{r4, r5, r6, pc}
 800181c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001820:	4798      	blx	r3
 8001822:	3501      	adds	r5, #1
 8001824:	e7ee      	b.n	8001804 <__libc_init_array+0xc>
 8001826:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800182a:	4798      	blx	r3
 800182c:	3501      	adds	r5, #1
 800182e:	e7f2      	b.n	8001816 <__libc_init_array+0x1e>
 8001830:	0800188c 	.word	0x0800188c
 8001834:	0800188c 	.word	0x0800188c
 8001838:	0800188c 	.word	0x0800188c
 800183c:	08001890 	.word	0x08001890

08001840 <memset>:
 8001840:	4603      	mov	r3, r0
 8001842:	4402      	add	r2, r0
 8001844:	4293      	cmp	r3, r2
 8001846:	d100      	bne.n	800184a <memset+0xa>
 8001848:	4770      	bx	lr
 800184a:	f803 1b01 	strb.w	r1, [r3], #1
 800184e:	e7f9      	b.n	8001844 <memset+0x4>

08001850 <_init>:
 8001850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001852:	bf00      	nop
 8001854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001856:	bc08      	pop	{r3}
 8001858:	469e      	mov	lr, r3
 800185a:	4770      	bx	lr

0800185c <_fini>:
 800185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800185e:	bf00      	nop
 8001860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001862:	bc08      	pop	{r3}
 8001864:	469e      	mov	lr, r3
 8001866:	4770      	bx	lr
