Return-Path: <devicetree+bounces-123153-lists+devicetree=lfdr.de@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [147.75.48.161])
	by mail.lfdr.de (Postfix) with ESMTPS id 7B9E09D38C9
	for <lists+devicetree@lfdr.de>; Wed, 20 Nov 2024 11:54:34 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 1B8C4B27B08
	for <lists+devicetree@lfdr.de>; Wed, 20 Nov 2024 10:54:32 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id CBBDC19D884;
	Wed, 20 Nov 2024 10:54:24 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from metis.whiteo.stw.pengutronix.de (metis.whiteo.stw.pengutronix.de [185.203.201.7])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 225D6199FB2
	for <devicetree@vger.kernel.org>; Wed, 20 Nov 2024 10:54:22 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.203.201.7
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1732100064; cv=none; b=J+t1wlp54sQS7VVoAtrT9Oun+5ZfdXa2q8zRXiMVnTY16nwLSjP+LFdN6mQUGM171tmOjV5cSVlgmT6qIS9UkoWl2J6qCusnd4k0LVftznnZXw7n12hUH5BITZqDP9y3+8G0UjErPSuHujxXYvyVYXkTNFLTyTA767ySU0bc5o4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1732100064; c=relaxed/simple;
	bh=hDDa9WNLmClXft6l1f7IWQJ4LEaIlaLSd4OF6qsf6qY=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=ogpt/xnc0Q2iyUDpBqHrwsj2G3bajD37c9JAzvhpmCXLzroU8fjZWfOZhzb5Zq3iY6IeNSB5BQTQVVF5BfETUXT3yHX8ZuPh81utnfeYvc5/VtczXKrbrxAJYRRioLS1prc17udDwgQss7fAZn5CpaVQeNHsy2nDEdzNHdwZd28=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de; spf=pass smtp.mailfrom=pengutronix.de; arc=none smtp.client-ip=185.203.201.7
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pengutronix.de
Received: from drehscheibe.grey.stw.pengutronix.de ([2a0a:edc0:0:c01:1d::a2])
	by metis.whiteo.stw.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)
	(Exim 4.92)
	(envelope-from <mkl@pengutronix.de>)
	id 1tDiLV-0000qZ-8i; Wed, 20 Nov 2024 11:54:05 +0100
Received: from moin.white.stw.pengutronix.de ([2a0a:edc0:0:b01:1d::7b] helo=bjornoya.blackshift.org)
	by drehscheibe.grey.stw.pengutronix.de with esmtps  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.96)
	(envelope-from <mkl@pengutronix.de>)
	id 1tDiLU-001j71-0x;
	Wed, 20 Nov 2024 11:54:04 +0100
Received: from pengutronix.de (pd9e59fec.dip0.t-ipconnect.de [217.229.159.236])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange ECDHE (prime256v1) server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(Client did not present a certificate)
	(Authenticated sender: mkl-all@blackshift.org)
	by smtp.blackshift.org (Postfix) with ESMTPSA id D87AF377C4A;
	Wed, 20 Nov 2024 10:54:03 +0000 (UTC)
Date: Wed, 20 Nov 2024 11:54:03 +0100
From: Marc Kleine-Budde <mkl@pengutronix.de>
To: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
Cc: Vincent Mailhol <mailhol.vincent@wanadoo.fr>, 
	Andrew Lunn <andrew+netdev@lunn.ch>, "David S . Miller" <davem@davemloft.net>, 
	Eric Dumazet <edumazet@google.com>, Jakub Kicinski <kuba@kernel.org>, 
	Paolo Abeni <pabeni@redhat.com>, Rob Herring <robh@kernel.org>, 
	Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, linux-can@vger.kernel.org, 
	netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, 
	imx@lists.linux.dev, NXP Linux Team <s32@nxp.com>, 
	Christophe Lizzi <clizzi@redhat.com>, Alberto Ruiz <aruizrui@redhat.com>, 
	Enric Balletbo <eballetb@redhat.com>
Subject: Re: [PATCH 3/3] can: flexcan: handle S32G2/S32G3 separate interrupt
 lines
Message-ID: <20241120-rational-chocolate-marten-70ed52-mkl@pengutronix.de>
References: <20241119081053.4175940-1-ciprianmarian.costea@oss.nxp.com>
 <20241119081053.4175940-4-ciprianmarian.costea@oss.nxp.com>
 <20241120-magnificent-accelerated-robin-70e7ef-mkl@pengutronix.de>
 <c9d8ff57-730f-40d9-887e-d11aba87c4b5@oss.nxp.com>
 <20241120-venomous-skilled-rottweiler-622b36-mkl@pengutronix.de>
 <aa73f763-44bc-4e59-ad4a-ccaedaeaf1e8@oss.nxp.com>
 <20241120-cheerful-pug-of-efficiency-bc9b22-mkl@pengutronix.de>
 <72d06daa-82ed-4dc6-8396-fb20c63f5456@oss.nxp.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
	protocol="application/pgp-signature"; boundary="utw4dr5kz2nuipyk"
Content-Disposition: inline
In-Reply-To: <72d06daa-82ed-4dc6-8396-fb20c63f5456@oss.nxp.com>
X-SA-Exim-Connect-IP: 2a0a:edc0:0:c01:1d::a2
X-SA-Exim-Mail-From: mkl@pengutronix.de
X-SA-Exim-Scanned: No (on metis.whiteo.stw.pengutronix.de); SAEximRunCond expanded to false
X-PTX-Original-Recipient: devicetree@vger.kernel.org


--utw4dr5kz2nuipyk
Content-Type: text/plain; protected-headers=v1; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
Subject: Re: [PATCH 3/3] can: flexcan: handle S32G2/S32G3 separate interrupt
 lines
MIME-Version: 1.0

On 20.11.2024 12:47:02, Ciprian Marian Costea wrote:
> > > > > The mainline driver already handles the 2nd mailbox range (same
> > > > > 'flexcan_irq') is used. The only difference is that for the 2nd m=
ailbox
> > > > > range a separate interrupt line is used.
> > > >=20
> > > > AFAICS the IP core supports up to 128 mailboxes, though the driver =
only
> > > > supports 64 mailboxes. Which mailboxes do you mean by the "2nd mail=
box
> > > > range"? What about mailboxes 64..127, which IRQ will them?
> > >=20
> > > On S32G the following is the mapping between FlexCAN IRQs and mailbox=
es:
> > > - IRQ line X -> Mailboxes 0-7
> > > - IRQ line Y -> Mailboxes 8-127 (Logical OR of Message Buffer Interru=
pt
> > > lines 127 to 8)
> > >=20
> > > By 2nd range, I was refering to Mailboxes 8-127.
> >=20
> > Interesting, do you know why it's not symmetrical (0...63, 64...127)?
> > Can you point me to the documentation.
>=20
> Unfortunately I do not know why such hardware integration decisions have
> been made.
>=20
> Documentation for S32G3 SoC can be found on the official NXP website,
> here:
> https://www.nxp.com/products/processors-and-microcontrollers/s32-automoti=
ve-platform/s32g-vehicle-network-processors/s32g3-processors-for-vehicle-ne=
tworking:S32G3
>=20
> But please note that you need to setup an account beforehand.

I have that already, where is the mailbox to IRQ mapping described?

regards,
Marc

--=20
Pengutronix e.K.                 | Marc Kleine-Budde          |
Embedded Linux                   | https://www.pengutronix.de |
Vertretung N=C3=BCrnberg              | Phone: +49-5121-206917-129 |
Amtsgericht Hildesheim, HRA 2686 | Fax:   +49-5121-206917-9   |

--utw4dr5kz2nuipyk
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQEzBAABCgAdFiEEUEC6huC2BN0pvD5fKDiiPnotvG8FAmc9v8gACgkQKDiiPnot
vG+DZgf/YI75+HHjeafE/UmEJS+6suu6FOSK7UxM5pI+GEKnHbVPKtuYihoiXHfL
EINWDOpfWVfCUCviimHjSbKanxhJtxUnsd7FhLSPi6bPuavJ6E2yG4WfyCLJFxsx
v2HYiIaOkSOYepHOwvSCXQsvLDayIzDFs4KMbBfZQYVtVsncWYhhCE7N2/Vukl41
3m5h2pMDXrjp50CrgblivlDpUlz9Bi4NTuMl23mMu54qnsVlBfiTgMGuq0F/nsdp
2MqW0+mgRsytIZTSH7XeaMyz6fsefl6rItpGgZSBL3CulV7rpNSlbyjQFwOw9aTO
4iwInFhNu9rj1lOP/7fJ7F998w08aA==
=F+0U
-----END PGP SIGNATURE-----

--utw4dr5kz2nuipyk--

