// Seed: 1812648986
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wand id_2[-1 : ""],
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    output tri1 id_13,
    output tri1 id_14,
    output supply0 id_15,
    output uwire id_16,
    input wand id_17,
    output wire id_18,
    output supply1 id_19,
    input supply0 id_20
);
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_5 = 32'd37
) (
    output wire id_0,
    input supply1 id_1[-1 'b0 : id_2  -  id_5],
    input wand _id_2,
    output wor id_3,
    output wor id_4,
    input tri1 _id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8
);
  time id_10;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_1,
      id_7,
      id_7,
      id_0,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0,
      id_8,
      id_3,
      id_3,
      id_7
  );
  logic id_11;
  ;
  wire  id_12;
  logic id_13;
endmodule
