Warning: Scenario scenarioSS is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:44:05 2025
****************************************

  Startpoint: p1_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: p1_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerFF
  Scenario: scenarioFF
  Path Group: SYS_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  p1_reg[4]/CP (SDFCND0HPBWP)                      0.00      0.17 r
  p1_reg[4]/QN (SDFCND0HPBWP)                      0.16      0.33 r
  ctmi_2695/ZN (MUX3ND0HPBWP)                      0.04      0.37 f
  p1_reg[4]/D (SDFCND0HPBWP)                       0.00      0.37 f
  data arrival time                                          0.37

  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  p1_reg[4]/CP (SDFCND0HPBWP)                      0.00      0.17 r
  library hold time                                0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.20


1
