=====
SETUP
26.961
12.365
39.326
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
txState_2_s4
10.968
12.029
txState_1_s6
12.365
=====
SETUP
26.961
12.365
39.326
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
txState_2_s4
10.968
12.029
txState_2_s2
12.365
=====
SETUP
26.977
11.992
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n733_s15
10.960
11.992
txCounter_19_s1
11.992
=====
SETUP
27.040
11.929
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n748_s17
9.792
10.891
n748_s15
10.897
11.929
txCounter_4_s1
11.929
=====
SETUP
27.040
11.929
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n746_s17
9.792
10.891
n746_s15
10.897
11.929
txCounter_6_s1
11.929
=====
SETUP
27.054
11.915
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n752_s15
10.816
11.915
txCounter_0_s1
11.915
=====
SETUP
27.168
11.801
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n747_s15
10.979
11.801
txCounter_5_s1
11.801
=====
SETUP
27.187
11.782
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n734_s15
10.960
11.782
txCounter_18_s1
11.782
=====
SETUP
27.203
11.766
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n730_s16
9.629
10.728
n730_s15
10.734
11.766
txCounter_22_s1
11.766
=====
SETUP
27.331
11.638
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n737_s15
10.816
11.638
txCounter_15_s1
11.638
=====
SETUP
27.383
11.586
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n736_s15
10.960
11.586
txCounter_16_s1
11.586
=====
SETUP
27.413
11.556
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n728_s17
9.629
10.728
n728_s15
10.734
11.556
txCounter_24_s1
11.556
=====
SETUP
27.413
11.556
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n729_s16
9.629
10.728
n729_s15
10.734
11.556
txCounter_23_s1
11.556
=====
SETUP
27.516
11.453
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n745_s15
10.631
11.453
txCounter_7_s1
11.453
=====
SETUP
27.535
11.433
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n749_s15
10.334
11.433
txCounter_3_s1
11.433
=====
SETUP
27.553
11.416
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n735_s15
10.317
11.416
txCounter_17_s1
11.416
=====
SETUP
27.574
11.395
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n738_s15
10.296
11.395
txCounter_14_s1
11.395
=====
SETUP
27.607
11.362
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n750_s15
10.330
11.362
txCounter_2_s1
11.362
=====
SETUP
27.817
11.152
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n751_s15
10.330
11.152
txCounter_1_s1
11.152
=====
SETUP
27.965
11.004
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
n741_s17
8.801
9.900
n741_s15
9.905
11.004
txCounter_11_s1
11.004
=====
SETUP
27.973
10.996
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.452
n739_s15
9.897
10.996
txCounter_13_s1
10.996
=====
SETUP
28.024
10.945
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n743_s15
10.319
10.945
txCounter_9_s1
10.945
=====
SETUP
28.024
10.945
38.969
EXT_CLK_ibuf
0.000
2.088
txCounter_4_s1
2.332
2.790
txState_2_s12
4.265
5.364
txState_2_s9
6.859
7.958
txState_2_s6
8.827
9.453
n740_s15
10.319
10.945
txCounter_12_s1
10.945
=====
SETUP
28.098
11.228
39.326
EXT_CLK_ibuf
0.000
2.088
txCounter_18_s1
2.332
2.790
n922_s7
3.216
4.315
n922_s3
5.609
6.670
n922_s10
7.091
8.190
n922_s0
9.044
10.105
dataOut_6_s0
11.228
=====
SETUP
28.098
11.228
39.326
EXT_CLK_ibuf
0.000
2.088
txCounter_18_s1
2.332
2.790
n922_s7
3.216
4.315
n922_s3
5.609
6.670
n922_s10
7.091
8.190
n922_s0
9.044
10.105
dataOut_5_s0
11.228
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
rxBitNumber_2_s1
1.577
1.910
n195_s13
1.912
2.284
rxBitNumber_2_s1
2.284
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_3_s1
1.577
1.910
n190_s12
1.913
2.285
rxCounter_3_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
rxBitNumber_1_s1
1.577
1.910
n197_s12
1.913
2.285
rxBitNumber_1_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
rxBitNumber_0_s1
1.577
1.910
n199_s8
1.913
2.285
rxBitNumber_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
txCounter_24_s1
1.577
1.910
n728_s15
1.913
2.285
txCounter_24_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
txCounter_0_s1
1.577
1.910
n752_s15
1.913
2.285
txCounter_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
txBitNumber_1_s2
1.577
1.910
n774_s8
1.913
2.285
txBitNumber_1_s2
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
UART_TX_s5
1.577
1.910
n762_s15
1.913
2.285
UART_TX_s5
2.285
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
txBitNumber_0_s4
1.577
1.910
n776_s10
1.915
2.287
txBitNumber_0_s4
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
txCounter_23_s1
1.577
1.910
n729_s15
1.915
2.287
txCounter_23_s1
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_5_s1
1.577
1.910
n188_s12
1.915
2.287
rxCounter_5_s1
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_7_s1
1.577
1.910
n186_s12
1.915
2.287
rxCounter_7_s1
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_9_s1
1.577
1.910
n184_s12
1.915
2.287
rxCounter_9_s1
2.287
=====
HOLD
0.711
2.288
1.577
EXT_CLK_ibuf
0.000
1.392
txByteCounter_1_s2
1.577
1.910
n758_s8
1.916
2.288
txByteCounter_1_s2
2.288
=====
HOLD
0.715
2.291
1.577
EXT_CLK_ibuf
0.000
1.392
txState_1_s6
1.577
1.910
n726_s19
1.919
2.291
txState_1_s6
2.291
=====
HOLD
0.892
2.468
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_12_s1
1.577
1.910
n181_s12
1.912
2.468
rxCounter_12_s1
2.468
=====
HOLD
0.892
2.468
1.577
EXT_CLK_ibuf
0.000
1.392
txCounter_20_s1
1.577
1.910
n732_s15
1.912
2.468
txCounter_20_s1
2.468
=====
HOLD
0.893
2.469
1.577
EXT_CLK_ibuf
0.000
1.392
rxCounter_4_s1
1.577
1.910
n189_s12
1.913
2.469
rxCounter_4_s1
2.469
=====
HOLD
0.940
2.516
1.577
EXT_CLK_ibuf
0.000
1.392
dataIn_5_s0
1.577
1.910
dataIn_4_s0
2.516
=====
HOLD
0.940
2.516
1.577
EXT_CLK_ibuf
0.000
1.392
dataIn_4_s0
1.577
1.910
dataIn_3_s0
2.516
=====
HOLD
0.940
2.516
1.577
EXT_CLK_ibuf
0.000
1.392
dataIn_3_s0
1.577
1.910
dataIn_2_s0
2.516
=====
HOLD
0.940
2.516
1.577
EXT_CLK_ibuf
0.000
1.392
dataIn_2_s0
1.577
1.910
dataIn_1_s0
2.516
=====
HOLD
0.940
2.516
1.577
EXT_CLK_ibuf
0.000
1.392
dataIn_1_s0
1.577
1.910
dataIn_0_s0
2.516
=====
HOLD
0.950
2.526
1.577
EXT_CLK_ibuf
0.000
1.392
txByteCounter_3_s2
1.577
1.910
n333_s113
2.154
2.526
dataOut_2_s0
2.526
=====
HOLD
0.950
2.527
1.577
EXT_CLK_ibuf
0.000
1.392
rxState_2_s4
1.577
1.910
n179_s15
2.155
2.527
rxState_1_s2
2.527
