vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/Project/IP/player2.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.qip
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_irq_mapper.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_rst.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_gpx.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_timer_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sysid_qsys_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_spi_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/player2.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.hex
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_leds_pio.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_keycode.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_key.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_hex_digits_pio.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/VGA_controller.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/run.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/project.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/key_code.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/HexDriver.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/box_color.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/.sv code/box.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/text.txt
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/player.txt
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/instructions.txt
source_file = 1, C:/intelFPGA_lite/18.1/Project/ROM_data/background.txt
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/scfifo_9621.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/a_fefifo_7cf.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/cntr_337.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_dtn1.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_2ig1.tdf
source_file = 1, project_soc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/alt_sld_fab.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_t971.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/decode_7j9.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/mux_o1b.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_at71.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/decode_2j9.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/mux_i1b.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_j171.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/mux_j1b.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/altsyncram_fj71.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/decode_4j9.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/mux_k1b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_brg.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_frg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_9rg.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_drg.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_arg.tdf
source_file = 1, C:/intelFPGA_lite/18.1/Project/db/add_sub_erg.tdf
design_name = project
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, project, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, project, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, project, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, project, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, project, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, project, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, project, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, project, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, project, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, project, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, project, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, project, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, project, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, project, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, project, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, project, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, project, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, project, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, project, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, project, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, project, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, project, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, project, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, project, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, project, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, project, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, project, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, project, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, project, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, project, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, project, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, project, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, project, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, project, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, project, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, project, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, project, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, project, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, project, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, project, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, project, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, project, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, project, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, project, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, project, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, project, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, project, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, project, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, project, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, project, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, project, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, project, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, project, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, project, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, project, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, project, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, project, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, project, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, project, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, project, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, project, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, project, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, project, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, project, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, project, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, project, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, project, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, project, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, project, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, project, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, project, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, project, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, project, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, project, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, project, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, project, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, project, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, project, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, project, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, project, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, project, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, project, 1
instance = comp, \VGA_HS~output , VGA_HS~output, project, 1
instance = comp, \VGA_VS~output , VGA_VS~output, project, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, project, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, project, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, project, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, project, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, project, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, project, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, project, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, project, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, project, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, project, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, project, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, project, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, project, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, project, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, project, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, project, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, project, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, project, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, project, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, project, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, project, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, project, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, project, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, project, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, project, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, project, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, project, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, project, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, project, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, project, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, project, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, project, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, project, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, project, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, project, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, project, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, project, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, project, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, project, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, project, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, project, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, project, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, project, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, project, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, project, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, project, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, project, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, project, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, project, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, project, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, project, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2, project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, project, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[85], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[85], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, project, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, project, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], project, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, project, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], project, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, project, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, project, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], project, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, project, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, project, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, project, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, project, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, project, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, project, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, project, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, project, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, project, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], project, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, project, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, project, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, project, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, project, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], project, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, project, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, project, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], project, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, project, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], project, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, project, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], project, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, project, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, project, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], project, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, project, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, project, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], project, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, project, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, project, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, project, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, project, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], project, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, project, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, project, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], project, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, project, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, project, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], project, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, project, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, project, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], project, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, project, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, project, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, project, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], project, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, project, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, project, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], project, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, project, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, project, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], project, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, project, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, project, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], project, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, project, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, project, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, project, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, project, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, project, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, project, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, project, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, project, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, project, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, project, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, project, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, project, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, project, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], project, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, project, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, project, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], project, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, project, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, project, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, project, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, project, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, project, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, project, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, project, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, project, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid~feeder , u0|nios2_gen2_0|cpu|D_valid~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~feeder , u0|nios2_gen2_0|cpu|R_valid~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~9 , u0|nios2_gen2_0|cpu|D_ctrl_exception~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~7 , u0|nios2_gen2_0|cpu|D_ctrl_exception~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~8 , u0|nios2_gen2_0|cpu|D_ctrl_exception~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~10 , u0|nios2_gen2_0|cpu|D_ctrl_exception~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~15 , u0|nios2_gen2_0|cpu|E_src2[7]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~2 , u0|nios2_gen2_0|cpu|R_src2_lo~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3]~feeder , u0|rst_controller|r_sync_rst_chain[3]~feeder, project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], project, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], project, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], project, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, project, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, project, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, project, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|read~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|read, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|write, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[7], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, project, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, project, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], project, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, project, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, project, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, project, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], project, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[67] , u0|mm_interconnect_0|cmd_mux_006|src_data[67], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, project, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, project, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, project, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, project, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, project, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, project, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~26 , u0|nios2_gen2_0|cpu|E_logic_result[0]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~1 , u0|mm_interconnect_0|router_001|Equal10~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1, project, 1
instance = comp, \u0|spi_0|p1_wr_strobe~1 , u0|spi_0|p1_wr_strobe~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[67] , u0|mm_interconnect_0|cmd_mux_018|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~0 , u0|mm_interconnect_0|cmd_mux_018|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~1 , u0|mm_interconnect_0|cmd_mux_018|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[40] , u0|mm_interconnect_0|cmd_mux_018|src_data[40], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[39] , u0|mm_interconnect_0|cmd_mux_018|src_data[39], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~6 , u0|mm_interconnect_0|cmd_mux_018|src_payload~6, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9]~feeder , u0|spi_0|spi_slave_select_holding_reg[9]~feeder, project, 1
instance = comp, \u0|spi_0|p1_wr_strobe~2 , u0|spi_0|p1_wr_strobe~2, project, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, project, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe~0 , u0|spi_0|slaveselect_wr_strobe~0, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], project, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, project, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, project, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, project, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], project, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, project, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], project, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, project, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, project, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], project, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, project, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, project, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], project, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, project, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, project, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], project, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, project, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, project, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], project, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, project, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, project, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], project, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, project, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, project, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], project, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], project, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]~0 , u0|spi_0|rx_holding_reg[0]~0, project, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, project, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, project, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, project, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, project, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, project, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, project, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~0 , u0|mm_interconnect_0|cmd_mux_018|src_payload~0, project, 1
instance = comp, \u0|spi_0|SSO_reg~feeder , u0|spi_0|SSO_reg~feeder, project, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, project, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~22 , u0|spi_0|p1_data_to_cpu[9]~22, project, 1
instance = comp, \u0|spi_0|data_to_cpu[9]~3 , u0|spi_0|data_to_cpu[9]~3, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], project, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~4 , u0|mm_interconnect_0|cmd_mux_018|src_payload~4, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~13 , u0|mm_interconnect_0|cmd_mux_018|src_payload~13, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]~feeder , u0|spi_0|endofpacketvalue_reg[11]~feeder, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], project, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, project, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, project, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, project, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~14 , u0|mm_interconnect_0|cmd_demux|sink_ready~14, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src0_valid~0, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8]~feeder , u0|spi_0|spi_slave_select_holding_reg[8]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~29 , u0|spi_0|p1_data_to_cpu[8]~29, project, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, project, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, project, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, project, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, project, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, project, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, project, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, project, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, project, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, project, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, project, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, project, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, project, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, project, 1
instance = comp, \u0|spi_0|data_to_cpu[4]~2 , u0|spi_0|data_to_cpu[4]~2, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~30 , u0|spi_0|p1_data_to_cpu[8]~30, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~31 , u0|spi_0|p1_data_to_cpu[8]~31, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~32 , u0|spi_0|p1_data_to_cpu[8]~32, project, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[41] , u0|mm_interconnect_0|cmd_mux_014|src_data[41], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[40] , u0|mm_interconnect_0|cmd_mux_014|src_data[40], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[38] , u0|mm_interconnect_0|cmd_mux_014|src_data[38], project, 1
instance = comp, \u0|timer_0|Equal7~0 , u0|timer_0|Equal7~0, project, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~0 , u0|mm_interconnect_0|cmd_mux_014|src_payload~0, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0, project, 1
instance = comp, \u0|timer_0|Equal1~0 , u0|timer_0|Equal1~0, project, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], project, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, project, 1
instance = comp, \u0|timer_0|force_reload~1 , u0|timer_0|force_reload~1, project, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, project, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, project, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, project, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, project, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, project, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, project, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, project, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~11 , u0|mm_interconnect_0|cmd_mux_014|src_payload~11, project, 1
instance = comp, \u0|timer_0|Equal3~0 , u0|timer_0|Equal3~0, project, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], project, 1
instance = comp, \u0|timer_0|Equal9~1 , u0|timer_0|Equal9~1, project, 1
instance = comp, \u0|timer_0|stop_strobe~0 , u0|timer_0|stop_strobe~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~1 , u0|mm_interconnect_0|cmd_mux_014|src_payload~1, project, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], project, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, project, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, project, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, project, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, project, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], project, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~12 , u0|mm_interconnect_0|cmd_mux_014|src_payload~12, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], project, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], project, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~8 , u0|mm_interconnect_0|cmd_mux_014|src_payload~8, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], project, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], project, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~10 , u0|mm_interconnect_0|cmd_mux_014|src_payload~10, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], project, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], project, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_valid , u0|mm_interconnect_0|crosser_004|clock_xer|out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|rp_valid~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|rp_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, project, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|waitrequest_reset_override~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|waitrequest_reset_override, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|m0_write~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|m0_write~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~1 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][108] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][108], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]~2 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]~2, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|uncompressor|sink_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|read~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~0 , u0|player2_controller_0|LOCAL_REG~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~1 , u0|player2_controller_0|LOCAL_REG~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|m0_write~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~2 , u0|player2_controller_0|LOCAL_REG~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], project, 1
instance = comp, \u0|player2_controller_0|Decoder0~1 , u0|player2_controller_0|Decoder0~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], project, 1
instance = comp, \u0|player2_controller_0|Decoder0~2 , u0|player2_controller_0|Decoder0~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, project, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, project, 1
instance = comp, \u0|timer_0|snap_strobe~1 , u0|timer_0|snap_strobe~1, project, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], project, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, project, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, project, 1
instance = comp, \u0|timer_0|Equal4~0 , u0|timer_0|Equal4~0, project, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], project, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], project, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], project, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], project, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~2 , u0|mm_interconnect_0|cmd_mux_014|src_payload~2, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], project, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], project, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~3 , u0|mm_interconnect_0|cmd_mux_014|src_payload~3, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], project, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], project, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~4 , u0|mm_interconnect_0|cmd_mux_014|src_payload~4, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], project, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], project, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~5 , u0|mm_interconnect_0|cmd_mux_014|src_payload~5, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], project, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], project, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~15 , u0|mm_interconnect_0|cmd_mux_014|src_payload~15, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], project, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], project, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~14 , u0|mm_interconnect_0|cmd_mux_014|src_payload~14, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], project, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], project, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~13 , u0|mm_interconnect_0|cmd_mux_014|src_payload~13, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], project, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], project, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], project, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], project, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], project, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], project, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], project, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], project, 1
instance = comp, \u0|timer_0|counter_snapshot[59]~feeder , u0|timer_0|counter_snapshot[59]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], project, 1
instance = comp, \u0|timer_0|read_mux_out[11]~45 , u0|timer_0|read_mux_out[11]~45, project, 1
instance = comp, \u0|timer_0|read_mux_out[11]~43 , u0|timer_0|read_mux_out[11]~43, project, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], project, 1
instance = comp, \u0|timer_0|Equal5~0 , u0|timer_0|Equal5~0, project, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], project, 1
instance = comp, \u0|timer_0|Equal6~0 , u0|timer_0|Equal6~0, project, 1
instance = comp, \u0|timer_0|read_mux_out[11]~44 , u0|timer_0|read_mux_out[11]~44, project, 1
instance = comp, \u0|timer_0|Equal2~0 , u0|timer_0|Equal2~0, project, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], project, 1
instance = comp, \u0|timer_0|read_mux_out[11]~42 , u0|timer_0|read_mux_out[11]~42, project, 1
instance = comp, \u0|timer_0|read_mux_out[11]~46 , u0|timer_0|read_mux_out[11]~46, project, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~19 , u0|spi_0|p1_data_to_cpu[11]~19, project, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~96 , u0|mm_interconnect_0|rsp_mux|src_data[11]~96, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~14 , u0|player2_controller_0|LOCAL_REG~14, project, 1
instance = comp, \u0|player2_controller_0|Decoder0~7 , u0|player2_controller_0|Decoder0~7, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][12] , u0|player2_controller_0|LOCAL_REG[3][12], project, 1
instance = comp, \u0|player2_controller_0|Decoder0~4 , u0|player2_controller_0|Decoder0~4, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][12] , u0|player2_controller_0|LOCAL_REG[0][12], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][12]~feeder , u0|player2_controller_0|LOCAL_REG[2][12]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][12] , u0|player2_controller_0|LOCAL_REG[2][12], project, 1
instance = comp, \u0|player2_controller_0|Mux19~0 , u0|player2_controller_0|Mux19~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][12]~feeder , u0|player2_controller_0|LOCAL_REG[1][12]~feeder, project, 1
instance = comp, \u0|player2_controller_0|Decoder0~5 , u0|player2_controller_0|Decoder0~5, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][12] , u0|player2_controller_0|LOCAL_REG[1][12], project, 1
instance = comp, \u0|player2_controller_0|Mux19~1 , u0|player2_controller_0|Mux19~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[0]~0 , u0|player2_controller_0|AVL_READDATA[0]~0, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[12] , u0|player2_controller_0|AVL_READDATA[12], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[12]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~10, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][12]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][12]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][12], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[12]~10 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[12]~10, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~85 , u0|mm_interconnect_0|rsp_mux|src_data[12]~85, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0 , u0|mm_interconnect_0|router|Equal6~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0 , u0|mm_interconnect_0|router_001|Equal6~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, project, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], project, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], project, 1
instance = comp, \u0|timer_0|read_mux_out[12]~54 , u0|timer_0|read_mux_out[12]~54, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], project, 1
instance = comp, \u0|timer_0|read_mux_out[12]~53 , u0|timer_0|read_mux_out[12]~53, project, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], project, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, project, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], project, 1
instance = comp, \u0|timer_0|counter_snapshot[60]~feeder , u0|timer_0|counter_snapshot[60]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], project, 1
instance = comp, \u0|timer_0|read_mux_out[12]~55 , u0|timer_0|read_mux_out[12]~55, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], project, 1
instance = comp, \u0|timer_0|read_mux_out[12]~52 , u0|timer_0|read_mux_out[12]~52, project, 1
instance = comp, \u0|timer_0|read_mux_out[12]~56 , u0|timer_0|read_mux_out[12]~56, project, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|leds_pio|data_out[12]~feeder , u0|leds_pio|data_out[12]~feeder, project, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, project, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, project, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, project, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], project, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~84 , u0|mm_interconnect_0|rsp_mux|src_data[12]~84, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~86 , u0|mm_interconnect_0|rsp_mux|src_data[12]~86, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|always0~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state~2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|state, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~9, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[2], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~8, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[3], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~7, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[4], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~6, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[5], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~5, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[6], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~4, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[7], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[8], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[9], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~3, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[0], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|count[1], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid, project, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], project, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, project, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|write2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rst2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~82 , u0|mm_interconnect_0|rsp_mux|src_data[12]~82, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|hex_digits_pio|always0~0 , u0|hex_digits_pio|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], project, 1
instance = comp, \u0|hex_digits_pio|Equal0~0 , u0|hex_digits_pio|Equal0~0, project, 1
instance = comp, \u0|hex_digits_pio|always0~1 , u0|hex_digits_pio|always0~1, project, 1
instance = comp, \u0|hex_digits_pio|data_out[12] , u0|hex_digits_pio|data_out[12], project, 1
instance = comp, \u0|hex_digits_pio|readdata[12] , u0|hex_digits_pio|readdata[12], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, project, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, project, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~102 , u0|nios2_gen2_0|cpu|F_iw[18]~102, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|r_val~feeder , u0|jtag_uart_0|r_val~feeder, project, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|read_req, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, project, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]~0 , u0|nios2_gen2_0|cpu|d_byteenable[3]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~10 , u0|nios2_gen2_0|cpu|E_st_data[16]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, project, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, project, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~24 , u0|player2_controller_0|LOCAL_REG~24, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~31 , u0|player2_controller_0|LOCAL_REG~31, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][17]~feeder , u0|player2_controller_0|LOCAL_REG[2][17]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][17] , u0|player2_controller_0|LOCAL_REG[2][17], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][17] , u0|player2_controller_0|LOCAL_REG[0][17], project, 1
instance = comp, \u0|player2_controller_0|Mux14~0 , u0|player2_controller_0|Mux14~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][17] , u0|player2_controller_0|LOCAL_REG[1][17], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][17] , u0|player2_controller_0|LOCAL_REG[3][17], project, 1
instance = comp, \u0|player2_controller_0|Mux14~1 , u0|player2_controller_0|Mux14~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[17] , u0|player2_controller_0|AVL_READDATA[17], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[17]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[17], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][17], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~26, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][17]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][17], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[17]~26 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[17]~26, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~18 , u0|player2_controller_0|LOCAL_REG~18, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][15] , u0|player2_controller_0|LOCAL_REG[1][15], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][15] , u0|player2_controller_0|LOCAL_REG[0][15], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][15] , u0|player2_controller_0|LOCAL_REG[2][15], project, 1
instance = comp, \u0|player2_controller_0|Mux16~0 , u0|player2_controller_0|Mux16~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][15] , u0|player2_controller_0|LOCAL_REG[3][15], project, 1
instance = comp, \u0|player2_controller_0|Mux16~1 , u0|player2_controller_0|Mux16~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[15] , u0|player2_controller_0|AVL_READDATA[15], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][15], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~15, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][15], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[15]~15 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[15]~15, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~12 , u0|mm_interconnect_0|cmd_mux_018|src_payload~12, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~18 , u0|spi_0|p1_data_to_cpu[15]~18, project, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~112 , u0|mm_interconnect_0|rsp_mux|src_data[15]~112, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~30 , u0|player2_controller_0|LOCAL_REG~30, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][18] , u0|player2_controller_0|LOCAL_REG[0][18], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][18] , u0|player2_controller_0|LOCAL_REG[1][18], project, 1
instance = comp, \u0|player2_controller_0|Mux13~0 , u0|player2_controller_0|Mux13~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][18] , u0|player2_controller_0|LOCAL_REG[3][18], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][18] , u0|player2_controller_0|LOCAL_REG[2][18], project, 1
instance = comp, \u0|player2_controller_0|Mux13~1 , u0|player2_controller_0|Mux13~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[18] , u0|player2_controller_0|AVL_READDATA[18], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[18]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[18]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[18], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][18], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~25, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][18], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[18]~25 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[18]~25, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, project, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, project, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~5 , u0|nios2_gen2_0|cpu|E_logic_result[24]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], project, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, project, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~19 , u0|player2_controller_0|LOCAL_REG~19, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~21 , u0|player2_controller_0|LOCAL_REG~21, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][26] , u0|player2_controller_0|LOCAL_REG[0][26], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][26]~feeder , u0|player2_controller_0|LOCAL_REG[1][26]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][26] , u0|player2_controller_0|LOCAL_REG[1][26], project, 1
instance = comp, \u0|player2_controller_0|Mux5~0 , u0|player2_controller_0|Mux5~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][26]~feeder , u0|player2_controller_0|LOCAL_REG[3][26]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][26] , u0|player2_controller_0|LOCAL_REG[3][26], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][26]~feeder , u0|player2_controller_0|LOCAL_REG[2][26]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][26] , u0|player2_controller_0|LOCAL_REG[2][26], project, 1
instance = comp, \u0|player2_controller_0|Mux5~1 , u0|player2_controller_0|Mux5~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[26] , u0|player2_controller_0|AVL_READDATA[26], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[26]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[26], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][26] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][26], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~17, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][26]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][26] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][26], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[26]~17 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[26]~17, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], project, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, project, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][28] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~36 , u0|player2_controller_0|LOCAL_REG~36, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][28]~feeder , u0|player2_controller_0|LOCAL_REG[2][28]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][28] , u0|player2_controller_0|LOCAL_REG[2][28], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][28] , u0|player2_controller_0|LOCAL_REG[0][28], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][28]~feeder , u0|player2_controller_0|LOCAL_REG[1][28]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][28] , u0|player2_controller_0|LOCAL_REG[1][28], project, 1
instance = comp, \u0|player2_controller_0|Mux3~0 , u0|player2_controller_0|Mux3~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][28] , u0|player2_controller_0|LOCAL_REG[3][28], project, 1
instance = comp, \u0|player2_controller_0|Mux3~1 , u0|player2_controller_0|Mux3~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[28] , u0|player2_controller_0|AVL_READDATA[28], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[28]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[28], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~31, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][28] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][28], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[28]~31 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[28]~31, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~34 , u0|player2_controller_0|LOCAL_REG~34, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][30]~feeder , u0|player2_controller_0|LOCAL_REG[2][30]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][30] , u0|player2_controller_0|LOCAL_REG[2][30], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][30]~feeder , u0|player2_controller_0|LOCAL_REG[3][30]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][30] , u0|player2_controller_0|LOCAL_REG[3][30], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][30]~feeder , u0|player2_controller_0|LOCAL_REG[1][30]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][30] , u0|player2_controller_0|LOCAL_REG[1][30], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][30] , u0|player2_controller_0|LOCAL_REG[0][30], project, 1
instance = comp, \u0|player2_controller_0|Mux1~0 , u0|player2_controller_0|Mux1~0, project, 1
instance = comp, \u0|player2_controller_0|Mux1~1 , u0|player2_controller_0|Mux1~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[30] , u0|player2_controller_0|AVL_READDATA[30], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[30], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][30] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][30], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~29, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][30]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][30]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][30] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][30], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[30]~29 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[30]~29, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~14 , u0|nios2_gen2_0|cpu|E_src2[30]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|project_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|project_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|project_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|project_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~12 , u0|nios2_gen2_0|cpu|E_src2[28]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~27 , u0|spi_0|p1_data_to_cpu[10]~27, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~26 , u0|spi_0|p1_data_to_cpu[10]~26, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~28 , u0|spi_0|p1_data_to_cpu[10]~28, project, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~37, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~12, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src1_valid~0, project, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder , u0|timer_0|counter_snapshot[26]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], project, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], project, 1
instance = comp, \u0|timer_0|read_mux_out[10]~64 , u0|timer_0|read_mux_out[10]~64, project, 1
instance = comp, \u0|timer_0|read_mux_out[10]~63 , u0|timer_0|read_mux_out[10]~63, project, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], project, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], project, 1
instance = comp, \u0|timer_0|read_mux_out[10]~65 , u0|timer_0|read_mux_out[10]~65, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], project, 1
instance = comp, \u0|timer_0|read_mux_out[10]~62 , u0|timer_0|read_mux_out[10]~62, project, 1
instance = comp, \u0|timer_0|read_mux_out[10]~66 , u0|timer_0|read_mux_out[10]~66, project, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|leds_pio|data_out[10]~feeder , u0|leds_pio|data_out[10]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], project, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~36, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~38, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src1_valid~0, project, 1
instance = comp, \u0|hex_digits_pio|data_out[10] , u0|hex_digits_pio|data_out[10], project, 1
instance = comp, \u0|hex_digits_pio|readdata[10] , u0|hex_digits_pio|readdata[10], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~3 , u0|nios2_gen2_0|cpu|d_writedata[31]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], project, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~35, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|always2~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, project, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, project, 1
instance = comp, \u0|jtag_uart_0|ien_AF~0 , u0|jtag_uart_0|ien_AF~0, project, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, project, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~74 , u0|nios2_gen2_0|cpu|F_iw[10]~74, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28 , u0|nios2_gen2_0|cpu|Add1~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, project, 1
instance = comp, \u0|hex_digits_pio|data_out[8] , u0|hex_digits_pio|data_out[8], project, 1
instance = comp, \u0|hex_digits_pio|readdata[8] , u0|hex_digits_pio|readdata[8], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~40, project, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, project, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, project, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, project, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, project, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, project, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, project, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, project, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, project, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, project, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, project, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, project, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, project, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, project, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39, project, 1
instance = comp, \u0|leds_pio|data_out[8]~feeder , u0|leds_pio|data_out[8]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], project, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~59 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~59, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~75 , u0|nios2_gen2_0|cpu|F_iw[8]~75, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31 , u0|nios2_gen2_0|cpu|Add1~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33 , u0|nios2_gen2_0|cpu|Add1~33, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35 , u0|nios2_gen2_0|cpu|Add1~35, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37 , u0|nios2_gen2_0|cpu|Add1~37, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39 , u0|nios2_gen2_0|cpu|Add1~39, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16 , u0|nios2_gen2_0|cpu|Add1~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~30 , u0|nios2_gen2_0|cpu|E_logic_result[31]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~30 , u0|nios2_gen2_0|cpu|W_alu_result[31]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~33 , u0|player2_controller_0|LOCAL_REG~33, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][31] , u0|player2_controller_0|LOCAL_REG[0][31], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][31]~feeder , u0|player2_controller_0|LOCAL_REG[2][31]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][31] , u0|player2_controller_0|LOCAL_REG[2][31], project, 1
instance = comp, \u0|player2_controller_0|Mux0~0 , u0|player2_controller_0|Mux0~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][31]~feeder , u0|player2_controller_0|LOCAL_REG[1][31]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][31] , u0|player2_controller_0|LOCAL_REG[1][31], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][31] , u0|player2_controller_0|LOCAL_REG[3][31], project, 1
instance = comp, \u0|player2_controller_0|Mux0~1 , u0|player2_controller_0|Mux0~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[31] , u0|player2_controller_0|AVL_READDATA[31], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[31]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[31], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][31] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][31], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~28, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][31] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][31], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[31]~28 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[31]~28, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~31 , u0|nios2_gen2_0|cpu|E_logic_result[30]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~31 , u0|nios2_gen2_0|cpu|W_alu_result[30]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~4 , u0|nios2_gen2_0|cpu|d_writedata[30]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~35 , u0|player2_controller_0|LOCAL_REG~35, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][29]~feeder , u0|player2_controller_0|LOCAL_REG[3][29]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][29] , u0|player2_controller_0|LOCAL_REG[3][29], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][29] , u0|player2_controller_0|LOCAL_REG[0][29], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][29] , u0|player2_controller_0|LOCAL_REG[2][29], project, 1
instance = comp, \u0|player2_controller_0|Mux2~0 , u0|player2_controller_0|Mux2~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][29]~feeder , u0|player2_controller_0|LOCAL_REG[1][29]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][29] , u0|player2_controller_0|LOCAL_REG[1][29], project, 1
instance = comp, \u0|player2_controller_0|Mux2~1 , u0|player2_controller_0|Mux2~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[29] , u0|player2_controller_0|AVL_READDATA[29], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[29], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][29] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][29], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~30, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][29]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][29]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][29] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][29], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[29]~30 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[29]~30, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~29 , u0|nios2_gen2_0|cpu|E_logic_result[29]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~29 , u0|nios2_gen2_0|cpu|W_alu_result[29]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~5 , u0|nios2_gen2_0|cpu|d_writedata[29]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~28 , u0|nios2_gen2_0|cpu|E_logic_result[28]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~28 , u0|nios2_gen2_0|cpu|W_alu_result[28]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~2 , u0|nios2_gen2_0|cpu|E_logic_result[27]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, project, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, project, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~20 , u0|player2_controller_0|LOCAL_REG~20, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][27] , u0|player2_controller_0|LOCAL_REG[1][27], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][27] , u0|player2_controller_0|LOCAL_REG[0][27], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][27] , u0|player2_controller_0|LOCAL_REG[2][27], project, 1
instance = comp, \u0|player2_controller_0|Mux4~0 , u0|player2_controller_0|Mux4~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][27]~feeder , u0|player2_controller_0|LOCAL_REG[3][27]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][27] , u0|player2_controller_0|LOCAL_REG[3][27], project, 1
instance = comp, \u0|player2_controller_0|Mux4~1 , u0|player2_controller_0|Mux4~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[27] , u0|player2_controller_0|AVL_READDATA[27], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[27]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[27], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][27] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][27], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~16, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][27]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][27] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][27], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[27]~16 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[27]~16, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~6 , u0|nios2_gen2_0|cpu|d_writedata[28]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~4 , u0|nios2_gen2_0|cpu|E_logic_result[25]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~22 , u0|player2_controller_0|LOCAL_REG~22, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][25]~feeder , u0|player2_controller_0|LOCAL_REG[1][25]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][25] , u0|player2_controller_0|LOCAL_REG[1][25], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][25] , u0|player2_controller_0|LOCAL_REG[0][25], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][25]~feeder , u0|player2_controller_0|LOCAL_REG[2][25]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][25] , u0|player2_controller_0|LOCAL_REG[2][25], project, 1
instance = comp, \u0|player2_controller_0|Mux6~0 , u0|player2_controller_0|Mux6~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][25] , u0|player2_controller_0|LOCAL_REG[3][25], project, 1
instance = comp, \u0|player2_controller_0|Mux6~1 , u0|player2_controller_0|Mux6~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[25] , u0|player2_controller_0|AVL_READDATA[25], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[25]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[25]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[25], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][25] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][25], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~18, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][25] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][25], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[25]~18 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[25]~18, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, project, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, project, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~7 , u0|nios2_gen2_0|cpu|d_writedata[27]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~23 , u0|player2_controller_0|LOCAL_REG~23, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][24] , u0|player2_controller_0|LOCAL_REG[3][24], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][24]~feeder , u0|player2_controller_0|LOCAL_REG[2][24]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][24] , u0|player2_controller_0|LOCAL_REG[2][24], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][24]~feeder , u0|player2_controller_0|LOCAL_REG[1][24]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][24] , u0|player2_controller_0|LOCAL_REG[1][24], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][24] , u0|player2_controller_0|LOCAL_REG[0][24], project, 1
instance = comp, \u0|player2_controller_0|Mux7~0 , u0|player2_controller_0|Mux7~0, project, 1
instance = comp, \u0|player2_controller_0|Mux7~1 , u0|player2_controller_0|Mux7~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[24] , u0|player2_controller_0|AVL_READDATA[24], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[24]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[24]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[24], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][24] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][24], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~19, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][24] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][24], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[24]~19 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[24]~19, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~9 , u0|nios2_gen2_0|cpu|E_st_data[23]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~25 , u0|player2_controller_0|LOCAL_REG~25, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][23]~feeder , u0|player2_controller_0|LOCAL_REG[1][23]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][23] , u0|player2_controller_0|LOCAL_REG[1][23], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][23]~feeder , u0|player2_controller_0|LOCAL_REG[3][23]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][23] , u0|player2_controller_0|LOCAL_REG[3][23], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][23]~feeder , u0|player2_controller_0|LOCAL_REG[2][23]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][23] , u0|player2_controller_0|LOCAL_REG[2][23], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][23] , u0|player2_controller_0|LOCAL_REG[0][23], project, 1
instance = comp, \u0|player2_controller_0|Mux8~0 , u0|player2_controller_0|Mux8~0, project, 1
instance = comp, \u0|player2_controller_0|Mux8~1 , u0|player2_controller_0|Mux8~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[23] , u0|player2_controller_0|AVL_READDATA[23], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[23]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[23]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[23], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][23], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~20, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][23]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][23]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][23], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[23]~20 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[23]~20, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~8 , u0|nios2_gen2_0|cpu|E_st_data[22]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], project, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~6 , u0|nios2_gen2_0|cpu|E_logic_result[23]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~11 , u0|nios2_gen2_0|cpu|E_st_data[21]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~26 , u0|player2_controller_0|LOCAL_REG~26, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][22] , u0|player2_controller_0|LOCAL_REG[2][22], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][22] , u0|player2_controller_0|LOCAL_REG[0][22], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][22]~feeder , u0|player2_controller_0|LOCAL_REG[1][22]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][22] , u0|player2_controller_0|LOCAL_REG[1][22], project, 1
instance = comp, \u0|player2_controller_0|Mux9~0 , u0|player2_controller_0|Mux9~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][22] , u0|player2_controller_0|LOCAL_REG[3][22], project, 1
instance = comp, \u0|player2_controller_0|Mux9~1 , u0|player2_controller_0|Mux9~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[22] , u0|player2_controller_0|AVL_READDATA[22], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[22]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[22], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][22], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~21, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][22]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][22], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[22]~21 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[22]~21, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], project, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, project, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~7 , u0|nios2_gen2_0|cpu|E_logic_result[22]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~13 , u0|nios2_gen2_0|cpu|E_st_data[20]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~27 , u0|player2_controller_0|LOCAL_REG~27, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][21] , u0|player2_controller_0|LOCAL_REG[0][21], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][21] , u0|player2_controller_0|LOCAL_REG[2][21], project, 1
instance = comp, \u0|player2_controller_0|Mux10~0 , u0|player2_controller_0|Mux10~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][21]~feeder , u0|player2_controller_0|LOCAL_REG[1][21]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][21] , u0|player2_controller_0|LOCAL_REG[1][21], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][21] , u0|player2_controller_0|LOCAL_REG[3][21], project, 1
instance = comp, \u0|player2_controller_0|Mux10~1 , u0|player2_controller_0|Mux10~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[21] , u0|player2_controller_0|AVL_READDATA[21], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[21]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[21]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[21], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][21], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~22, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][21]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][21]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][21], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[21]~22 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[21]~22, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~8 , u0|nios2_gen2_0|cpu|E_logic_result[21]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~9 , u0|nios2_gen2_0|cpu|E_logic_result[20]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], project, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, project, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~28 , u0|player2_controller_0|LOCAL_REG~28, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][20] , u0|player2_controller_0|LOCAL_REG[3][20], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][20] , u0|player2_controller_0|LOCAL_REG[0][20], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][20]~feeder , u0|player2_controller_0|LOCAL_REG[1][20]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][20] , u0|player2_controller_0|LOCAL_REG[1][20], project, 1
instance = comp, \u0|player2_controller_0|Mux11~0 , u0|player2_controller_0|Mux11~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][20]~feeder , u0|player2_controller_0|LOCAL_REG[2][20]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][20] , u0|player2_controller_0|LOCAL_REG[2][20], project, 1
instance = comp, \u0|player2_controller_0|Mux11~1 , u0|player2_controller_0|Mux11~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[20] , u0|player2_controller_0|AVL_READDATA[20], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[20]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[20]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[20], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][20], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~23, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][20], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[20]~23 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[20]~23, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~10 , u0|nios2_gen2_0|cpu|E_logic_result[19]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], project, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, project, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~29 , u0|player2_controller_0|LOCAL_REG~29, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][19] , u0|player2_controller_0|LOCAL_REG[0][19], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][19]~feeder , u0|player2_controller_0|LOCAL_REG[2][19]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][19] , u0|player2_controller_0|LOCAL_REG[2][19], project, 1
instance = comp, \u0|player2_controller_0|Mux12~0 , u0|player2_controller_0|Mux12~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][19]~feeder , u0|player2_controller_0|LOCAL_REG[1][19]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][19] , u0|player2_controller_0|LOCAL_REG[1][19], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][19] , u0|player2_controller_0|LOCAL_REG[3][19], project, 1
instance = comp, \u0|player2_controller_0|Mux12~1 , u0|player2_controller_0|Mux12~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[19] , u0|player2_controller_0|AVL_READDATA[19], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[19]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[19], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][19], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~24, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][19]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][19], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[19]~24 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[19]~24, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~14 , u0|nios2_gen2_0|cpu|E_st_data[19]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~21 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~11 , u0|nios2_gen2_0|cpu|E_logic_result[18]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~2 , u0|nios2_gen2_0|cpu|d_writedata[26]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~109 , u0|mm_interconnect_0|rsp_mux|src_data[15]~109, project, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, project, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~110 , u0|mm_interconnect_0|rsp_mux|src_data[15]~110, project, 1
instance = comp, \u0|hex_digits_pio|data_out[15] , u0|hex_digits_pio|data_out[15], project, 1
instance = comp, \u0|hex_digits_pio|readdata[15] , u0|hex_digits_pio|readdata[15], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~111 , u0|mm_interconnect_0|rsp_mux|src_data[15]~111, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~113 , u0|mm_interconnect_0|rsp_mux|src_data[15]~113, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~15 , u0|nios2_gen2_0|cpu|E_st_data[18]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~32 , u0|player2_controller_0|LOCAL_REG~32, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][16] , u0|player2_controller_0|LOCAL_REG[0][16], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][16] , u0|player2_controller_0|LOCAL_REG[1][16], project, 1
instance = comp, \u0|player2_controller_0|Mux15~0 , u0|player2_controller_0|Mux15~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][16] , u0|player2_controller_0|LOCAL_REG[3][16], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][16]~feeder , u0|player2_controller_0|LOCAL_REG[2][16]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][16] , u0|player2_controller_0|LOCAL_REG[2][16], project, 1
instance = comp, \u0|player2_controller_0|Mux15~1 , u0|player2_controller_0|Mux15~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[16] , u0|player2_controller_0|AVL_READDATA[16], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[16], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][16], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~27, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][16], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[16]~27 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[16]~27, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~13 , u0|nios2_gen2_0|cpu|E_logic_result[15]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~12 , u0|nios2_gen2_0|cpu|E_st_data[17]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~103 , u0|nios2_gen2_0|cpu|F_iw[18]~103, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~104 , u0|nios2_gen2_0|cpu|F_iw[18]~104, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~105 , u0|nios2_gen2_0|cpu|F_iw[18]~105, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~14 , u0|nios2_gen2_0|cpu|E_logic_result[14]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], project, 1
instance = comp, \u0|hex_digits_pio|data_out[14] , u0|hex_digits_pio|data_out[14], project, 1
instance = comp, \u0|hex_digits_pio|readdata[14] , u0|hex_digits_pio|readdata[14], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, project, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], project, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], project, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], project, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~6 , u0|mm_interconnect_0|cmd_mux_014|src_payload~6, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], project, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], project, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], project, 1
instance = comp, \u0|timer_0|read_mux_out[14]~35 , u0|timer_0|read_mux_out[14]~35, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~4 , u0|timer_0|period_halfword_0_register[14]~4, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], project, 1
instance = comp, \u0|timer_0|read_mux_out[14]~32 , u0|timer_0|read_mux_out[14]~32, project, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~4 , u0|timer_0|counter_snapshot[14]~4, project, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], project, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], project, 1
instance = comp, \u0|timer_0|read_mux_out[14]~34 , u0|timer_0|read_mux_out[14]~34, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], project, 1
instance = comp, \u0|timer_0|read_mux_out[14]~33 , u0|timer_0|read_mux_out[14]~33, project, 1
instance = comp, \u0|timer_0|read_mux_out[14]~36 , u0|timer_0|read_mux_out[14]~36, project, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~17 , u0|player2_controller_0|LOCAL_REG~17, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][14] , u0|player2_controller_0|LOCAL_REG[0][14], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][14] , u0|player2_controller_0|LOCAL_REG[1][14], project, 1
instance = comp, \u0|player2_controller_0|Mux17~0 , u0|player2_controller_0|Mux17~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][14] , u0|player2_controller_0|LOCAL_REG[3][14], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][14] , u0|player2_controller_0|LOCAL_REG[2][14], project, 1
instance = comp, \u0|player2_controller_0|Mux17~1 , u0|player2_controller_0|Mux17~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[14] , u0|player2_controller_0|AVL_READDATA[14], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~14, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][14]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][14], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[14]~14 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[14]~14, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~11 , u0|mm_interconnect_0|cmd_mux_018|src_payload~11, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14]~feeder , u0|spi_0|endofpacketvalue_reg[14]~feeder, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder , u0|spi_0|spi_slave_select_reg[14]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~17 , u0|spi_0|p1_data_to_cpu[14]~17, project, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~106 , u0|mm_interconnect_0|rsp_mux|src_data[14]~106, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~107 , u0|mm_interconnect_0|rsp_mux|src_data[14]~107, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], project, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, project, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~104 , u0|mm_interconnect_0|rsp_mux|src_data[14]~104, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~105 , u0|mm_interconnect_0|rsp_mux|src_data[14]~105, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~108 , u0|mm_interconnect_0|rsp_mux|src_data[14]~108, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1 , u0|nios2_gen2_0|cpu|d_writedata[25]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, project, 1
instance = comp, \u0|hex_digits_pio|data_out[13]~feeder , u0|hex_digits_pio|data_out[13]~feeder, project, 1
instance = comp, \u0|hex_digits_pio|data_out[13] , u0|hex_digits_pio|data_out[13], project, 1
instance = comp, \u0|hex_digits_pio|readdata[13] , u0|hex_digits_pio|readdata[13], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~99 , u0|mm_interconnect_0|rsp_mux|src_data[13]~99, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~98 , u0|mm_interconnect_0|rsp_mux|src_data[13]~98, project, 1
instance = comp, \u0|timer_0|read_mux_out[13]~48 , u0|timer_0|read_mux_out[13]~48, project, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], project, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], project, 1
instance = comp, \u0|timer_0|read_mux_out[13]~49 , u0|timer_0|read_mux_out[13]~49, project, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], project, 1
instance = comp, \u0|timer_0|counter_snapshot[61]~feeder , u0|timer_0|counter_snapshot[61]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], project, 1
instance = comp, \u0|timer_0|read_mux_out[13]~50 , u0|timer_0|read_mux_out[13]~50, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], project, 1
instance = comp, \u0|timer_0|read_mux_out[13]~47 , u0|timer_0|read_mux_out[13]~47, project, 1
instance = comp, \u0|timer_0|read_mux_out[13]~51 , u0|timer_0|read_mux_out[13]~51, project, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|leds_pio|data_out[13]~feeder , u0|leds_pio|data_out[13]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], project, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~100 , u0|mm_interconnect_0|rsp_mux|src_data[13]~100, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~16 , u0|player2_controller_0|LOCAL_REG~16, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][13]~feeder , u0|player2_controller_0|LOCAL_REG[2][13]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][13] , u0|player2_controller_0|LOCAL_REG[2][13], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][13] , u0|player2_controller_0|LOCAL_REG[0][13], project, 1
instance = comp, \u0|player2_controller_0|Mux18~0 , u0|player2_controller_0|Mux18~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][13]~feeder , u0|player2_controller_0|LOCAL_REG[3][13]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][13] , u0|player2_controller_0|LOCAL_REG[3][13], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][13]~feeder , u0|player2_controller_0|LOCAL_REG[1][13]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][13] , u0|player2_controller_0|LOCAL_REG[1][13], project, 1
instance = comp, \u0|player2_controller_0|Mux18~1 , u0|player2_controller_0|Mux18~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[13] , u0|player2_controller_0|AVL_READDATA[13], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[13]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][13], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~13, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][13]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][13], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[13]~13 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[13]~13, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~14 , u0|mm_interconnect_0|cmd_mux_018|src_payload~14, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13]~feeder , u0|spi_0|endofpacketvalue_reg[13]~feeder, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]~feeder , u0|spi_0|spi_slave_select_reg[13]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~20 , u0|spi_0|p1_data_to_cpu[13]~20, project, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~101 , u0|mm_interconnect_0|rsp_mux|src_data[13]~101, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~102 , u0|mm_interconnect_0|rsp_mux|src_data[13]~102, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~103 , u0|mm_interconnect_0|rsp_mux|src_data[13]~103, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~0 , u0|nios2_gen2_0|cpu|d_writedata[24]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~83 , u0|mm_interconnect_0|rsp_mux|src_data[12]~83, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~87 , u0|mm_interconnect_0|rsp_mux|src_data[12]~87, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~94 , u0|mm_interconnect_0|rsp_mux|src_data[11]~94, project, 1
instance = comp, \u0|hex_digits_pio|data_out[11] , u0|hex_digits_pio|data_out[11], project, 1
instance = comp, \u0|hex_digits_pio|readdata[11] , u0|hex_digits_pio|readdata[11], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], project, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~95 , u0|mm_interconnect_0|rsp_mux|src_data[11]~95, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~15 , u0|player2_controller_0|LOCAL_REG~15, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][11] , u0|player2_controller_0|LOCAL_REG[1][11], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][11] , u0|player2_controller_0|LOCAL_REG[0][11], project, 1
instance = comp, \u0|player2_controller_0|Mux20~0 , u0|player2_controller_0|Mux20~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][11] , u0|player2_controller_0|LOCAL_REG[3][11], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][11] , u0|player2_controller_0|LOCAL_REG[2][11], project, 1
instance = comp, \u0|player2_controller_0|Mux20~1 , u0|player2_controller_0|Mux20~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[11] , u0|player2_controller_0|AVL_READDATA[11], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[11]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[11], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][11], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~12, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][11]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][11], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[11]~12 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[11]~12, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~97 , u0|mm_interconnect_0|rsp_mux|src_data[11]~97, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11] , u0|mm_interconnect_0|rsp_mux|src_data[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~82 , u0|nios2_gen2_0|cpu|F_iw[17]~82, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~81 , u0|nios2_gen2_0|cpu|F_iw[17]~81, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~83 , u0|nios2_gen2_0|cpu|F_iw[17]~83, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~16 , u0|nios2_gen2_0|cpu|E_logic_result[13]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], project, 1
instance = comp, \u0|player2_controller_0|Decoder0~0 , u0|player2_controller_0|Decoder0~0, project, 1
instance = comp, \u0|player2_controller_0|Decoder0~3 , u0|player2_controller_0|Decoder0~3, project, 1
instance = comp, \u0|player2_controller_0|Decoder0~6 , u0|player2_controller_0|Decoder0~6, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][9] , u0|player2_controller_0|LOCAL_REG[2][9], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][9]~feeder , u0|player2_controller_0|LOCAL_REG[0][9]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][9] , u0|player2_controller_0|LOCAL_REG[0][9], project, 1
instance = comp, \u0|player2_controller_0|Mux22~0 , u0|player2_controller_0|Mux22~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][9] , u0|player2_controller_0|LOCAL_REG[1][9], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][9] , u0|player2_controller_0|LOCAL_REG[3][9], project, 1
instance = comp, \u0|player2_controller_0|Mux22~1 , u0|player2_controller_0|Mux22~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[9] , u0|player2_controller_0|AVL_READDATA[9], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[9]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][9], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~9, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][9]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][9], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[9]~9 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[9]~9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~80 , u0|mm_interconnect_0|rsp_mux|src_data[9]~80, project, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], project, 1
instance = comp, \u0|timer_0|counter_snapshot[57]~feeder , u0|timer_0|counter_snapshot[57]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], project, 1
instance = comp, \u0|timer_0|read_mux_out[9]~60 , u0|timer_0|read_mux_out[9]~60, project, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6 , u0|timer_0|counter_snapshot[9]~6, project, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], project, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], project, 1
instance = comp, \u0|timer_0|read_mux_out[9]~59 , u0|timer_0|read_mux_out[9]~59, project, 1
instance = comp, \u0|timer_0|read_mux_out[9]~58 , u0|timer_0|read_mux_out[9]~58, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~6 , u0|timer_0|period_halfword_0_register[9]~6, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], project, 1
instance = comp, \u0|timer_0|read_mux_out[9]~57 , u0|timer_0|read_mux_out[9]~57, project, 1
instance = comp, \u0|timer_0|read_mux_out[9]~61 , u0|timer_0|read_mux_out[9]~61, project, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~79 , u0|mm_interconnect_0|rsp_mux|src_data[9]~79, project, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, project, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, project, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, project, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~76 , u0|mm_interconnect_0|rsp_mux|src_data[9]~76, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~77 , u0|mm_interconnect_0|rsp_mux|src_data[9]~77, project, 1
instance = comp, \u0|hex_digits_pio|data_out[9]~feeder , u0|hex_digits_pio|data_out[9]~feeder, project, 1
instance = comp, \u0|hex_digits_pio|data_out[9] , u0|hex_digits_pio|data_out[9], project, 1
instance = comp, \u0|hex_digits_pio|readdata[9] , u0|hex_digits_pio|readdata[9], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], project, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~78 , u0|mm_interconnect_0|rsp_mux|src_data[9]~78, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~81 , u0|mm_interconnect_0|rsp_mux|src_data[9]~81, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~9 , u0|mm_interconnect_0|cmd_mux_014|src_payload~9, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], project, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], project, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, project, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_payload~7 , u0|mm_interconnect_0|cmd_mux_014|src_payload~7, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], project, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], project, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, project, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, project, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, project, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, project, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, project, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, project, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, project, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], project, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], project, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, project, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, project, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, project, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, project, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, project, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, project, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, project, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, project, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, project, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, project, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, project, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], project, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], project, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], project, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], project, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], project, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], project, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], project, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], project, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], project, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], project, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], project, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~8 , u0|timer_0|period_halfword_0_register[6]~8, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], project, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], project, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], project, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], project, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~7 , u0|timer_0|period_halfword_0_register[8]~7, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], project, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], project, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, project, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], project, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, project, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], project, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, project, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], project, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, project, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], project, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, project, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], project, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, project, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], project, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~5 , u0|timer_0|period_halfword_0_register[15]~5, project, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], project, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], project, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], project, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], project, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], project, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], project, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], project, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], project, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], project, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], project, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], project, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], project, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], project, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], project, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], project, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], project, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], project, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], project, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], project, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], project, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, project, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], project, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, project, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], project, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, project, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], project, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, project, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], project, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, project, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], project, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, project, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], project, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, project, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], project, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], project, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], project, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], project, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], project, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], project, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], project, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], project, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], project, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], project, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], project, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], project, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], project, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], project, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], project, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], project, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], project, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], project, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], project, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], project, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], project, 1
instance = comp, \u0|timer_0|counter_snapshot[56]~feeder , u0|timer_0|counter_snapshot[56]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], project, 1
instance = comp, \u0|timer_0|read_mux_out[8]~70 , u0|timer_0|read_mux_out[8]~70, project, 1
instance = comp, \u0|timer_0|read_mux_out[8]~68 , u0|timer_0|read_mux_out[8]~68, project, 1
instance = comp, \u0|timer_0|read_mux_out[8]~67 , u0|timer_0|read_mux_out[8]~67, project, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~7 , u0|timer_0|counter_snapshot[8]~7, project, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], project, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], project, 1
instance = comp, \u0|timer_0|read_mux_out[8]~69 , u0|timer_0|read_mux_out[8]~69, project, 1
instance = comp, \u0|timer_0|read_mux_out[8]~71 , u0|timer_0|read_mux_out[8]~71, project, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~73 , u0|mm_interconnect_0|rsp_mux|src_data[8]~73, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~3 , u0|player2_controller_0|LOCAL_REG~3, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][8] , u0|player2_controller_0|LOCAL_REG[1][8], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][8]~feeder , u0|player2_controller_0|LOCAL_REG[0][8]~feeder, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][8] , u0|player2_controller_0|LOCAL_REG[0][8], project, 1
instance = comp, \u0|player2_controller_0|Mux23~0 , u0|player2_controller_0|Mux23~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][8] , u0|player2_controller_0|LOCAL_REG[3][8], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][8] , u0|player2_controller_0|LOCAL_REG[2][8], project, 1
instance = comp, \u0|player2_controller_0|Mux23~1 , u0|player2_controller_0|Mux23~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[8] , u0|player2_controller_0|AVL_READDATA[8], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[8]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[8], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][8], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~8, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][8]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][8], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[8]~8 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[8]~8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~74 , u0|mm_interconnect_0|rsp_mux|src_data[8]~74, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~70 , u0|mm_interconnect_0|rsp_mux|src_data[8]~70, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~71 , u0|mm_interconnect_0|rsp_mux|src_data[8]~71, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~72 , u0|mm_interconnect_0|rsp_mux|src_data[8]~72, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~75 , u0|mm_interconnect_0|rsp_mux|src_data[8]~75, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder , u0|nios2_gen2_0|cpu|d_writedata[7]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~62 , u0|mm_interconnect_0|rsp_mux|src_data[7]~62, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal12~0 , u0|mm_interconnect_0|router_001|Equal12~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal12~1 , u0|mm_interconnect_0|router_001|Equal12~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, project, 1
instance = comp, \u0|keycode|always0~0 , u0|keycode|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~1 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|keycode|always0~1 , u0|keycode|always0~1, project, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], project, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~63 , u0|mm_interconnect_0|rsp_mux|src_data[7]~63, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~1 , u0|mm_interconnect_0|router|Equal10~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~2 , u0|mm_interconnect_0|router|Equal13~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter~4, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode1_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent|cp_ready~1 , u0|mm_interconnect_0|keycode1_s1_agent|cp_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], project, 1
instance = comp, \u0|keycode1|always0~0 , u0|keycode1|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode1_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode1_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, project, 1
instance = comp, \u0|timer_0|read_mux_out[7]~73 , u0|timer_0|read_mux_out[7]~73, project, 1
instance = comp, \u0|timer_0|read_mux_out[7]~72 , u0|timer_0|read_mux_out[7]~72, project, 1
instance = comp, \u0|timer_0|counter_snapshot[55]~feeder , u0|timer_0|counter_snapshot[55]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], project, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], project, 1
instance = comp, \u0|timer_0|read_mux_out[7]~75 , u0|timer_0|read_mux_out[7]~75, project, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], project, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder , u0|timer_0|counter_snapshot[23]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], project, 1
instance = comp, \u0|timer_0|read_mux_out[7]~74 , u0|timer_0|read_mux_out[7]~74, project, 1
instance = comp, \u0|timer_0|read_mux_out[7]~76 , u0|timer_0|read_mux_out[7]~76, project, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|keycode1|Equal0~0 , u0|keycode1|Equal0~0, project, 1
instance = comp, \u0|keycode1|always0~1 , u0|keycode1|always0~1, project, 1
instance = comp, \u0|keycode1|data_out[7] , u0|keycode1|data_out[7], project, 1
instance = comp, \u0|keycode1|readdata[7] , u0|keycode1|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~65 , u0|mm_interconnect_0|rsp_mux|src_data[7]~65, project, 1
instance = comp, \u0|hex_digits_pio|data_out[7] , u0|hex_digits_pio|data_out[7], project, 1
instance = comp, \u0|hex_digits_pio|readdata[7] , u0|hex_digits_pio|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], project, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~64 , u0|mm_interconnect_0|rsp_mux|src_data[7]~64, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~66 , u0|mm_interconnect_0|rsp_mux|src_data[7]~66, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~0 , u0|mm_interconnect_0|router|Equal14~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0 , u0|mm_interconnect_0|router|Equal15~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~1 , u0|mm_interconnect_0|cmd_mux_017|src_valid~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~0 , u0|mm_interconnect_0|router_001|Equal14~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~1 , u0|mm_interconnect_0|router_001|Equal14~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~0 , u0|mm_interconnect_0|cmd_mux_017|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1, project, 1
instance = comp, \u0|keycode3|always0~0 , u0|keycode3|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_data[67] , u0|mm_interconnect_0|cmd_mux_017|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~4, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode3_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|write~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~0 , u0|mm_interconnect_0|cmd_mux_017|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~1 , u0|mm_interconnect_0|cmd_mux_017|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0], project, 1
instance = comp, \u0|keycode3|Equal0~0 , u0|keycode3|Equal0~0, project, 1
instance = comp, \u0|keycode3|always0~1 , u0|keycode3|always0~1, project, 1
instance = comp, \u0|keycode3|data_out[7] , u0|keycode3|data_out[7], project, 1
instance = comp, \u0|keycode3|readdata[7] , u0|keycode3|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~1 , u0|mm_interconnect_0|router|Equal14~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~1 , u0|mm_interconnect_0|cmd_mux_016|src_valid~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~0 , u0|mm_interconnect_0|cmd_mux_016|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~0 , u0|mm_interconnect_0|cmd_mux_016|src_payload~0, project, 1
instance = comp, \u0|keycode2|always0~0 , u0|keycode2|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~1 , u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~2 , u0|mm_interconnect_0|cmd_mux_016|src_valid~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src0_valid~0, project, 1
instance = comp, \u0|keycode2|Equal0~0 , u0|keycode2|Equal0~0, project, 1
instance = comp, \u0|keycode2|always0~1 , u0|keycode2|always0~1, project, 1
instance = comp, \u0|keycode2|data_out[7] , u0|keycode2|data_out[7], project, 1
instance = comp, \u0|keycode2|readdata[7] , u0|keycode2|readdata[7], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~67 , u0|mm_interconnect_0|rsp_mux|src_data[7]~67, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~5 , u0|player2_controller_0|LOCAL_REG~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~8 , u0|player2_controller_0|LOCAL_REG~8, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][7] , u0|player2_controller_0|LOCAL_REG[2][7], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][7] , u0|player2_controller_0|LOCAL_REG[3][7], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][7] , u0|player2_controller_0|LOCAL_REG[1][7], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][7] , u0|player2_controller_0|LOCAL_REG[0][7], project, 1
instance = comp, \u0|player2_controller_0|Mux24~0 , u0|player2_controller_0|Mux24~0, project, 1
instance = comp, \u0|player2_controller_0|Mux24~1 , u0|player2_controller_0|Mux24~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[7] , u0|player2_controller_0|AVL_READDATA[7], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][7], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~7, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][7], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[7]~7 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[7]~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], project, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, project, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, project, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, project, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~9 , u0|mm_interconnect_0|cmd_mux_018|src_payload~9, project, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], project, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, project, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, project, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~1 , u0|mm_interconnect_0|cmd_mux_018|src_payload~1, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], project, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, project, 1
instance = comp, \u0|spi_0|shift_reg[0]~10 , u0|spi_0|shift_reg[0]~10, project, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~7 , u0|mm_interconnect_0|cmd_mux_018|src_payload~7, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], project, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, project, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], project, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, project, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~8 , u0|mm_interconnect_0|cmd_mux_018|src_payload~8, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], project, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, project, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], project, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], project, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, project, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~10 , u0|mm_interconnect_0|cmd_mux_018|src_payload~10, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], project, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, project, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~3 , u0|mm_interconnect_0|cmd_mux_018|src_payload~3, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], project, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, project, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~2 , u0|mm_interconnect_0|cmd_mux_018|src_payload~2, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]~feeder , u0|spi_0|tx_holding_reg[7]~feeder, project, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], project, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, project, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], project, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~33 , u0|spi_0|p1_data_to_cpu[7]~33, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], project, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~34 , u0|spi_0|p1_data_to_cpu[7]~34, project, 1
instance = comp, \u0|spi_0|data_to_cpu[0]~1 , u0|spi_0|data_to_cpu[0]~1, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~35 , u0|spi_0|p1_data_to_cpu[7]~35, project, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~68 , u0|mm_interconnect_0|rsp_mux|src_data[7]~68, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~69 , u0|mm_interconnect_0|rsp_mux|src_data[7]~69, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~11 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~82 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~82, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~13 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8 , u0|jtag_uart_0|av_readdata[6]~8, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux|src_data[6]~54, project, 1
instance = comp, \u0|timer_0|read_mux_out[6]~77 , u0|timer_0|read_mux_out[6]~77, project, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8 , u0|timer_0|counter_snapshot[6]~8, project, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], project, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], project, 1
instance = comp, \u0|timer_0|read_mux_out[6]~79 , u0|timer_0|read_mux_out[6]~79, project, 1
instance = comp, \u0|timer_0|read_mux_out[6]~78 , u0|timer_0|read_mux_out[6]~78, project, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], project, 1
instance = comp, \u0|timer_0|counter_snapshot[54]~feeder , u0|timer_0|counter_snapshot[54]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], project, 1
instance = comp, \u0|timer_0|read_mux_out[6]~80 , u0|timer_0|read_mux_out[6]~80, project, 1
instance = comp, \u0|timer_0|read_mux_out[6]~81 , u0|timer_0|read_mux_out[6]~81, project, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|keycode1|data_out[6] , u0|keycode1|data_out[6], project, 1
instance = comp, \u0|keycode1|readdata[6] , u0|keycode1|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~57 , u0|mm_interconnect_0|rsp_mux|src_data[6]~57, project, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], project, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux|src_data[6]~55, project, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], project, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|hex_digits_pio|data_out[6] , u0|hex_digits_pio|data_out[6], project, 1
instance = comp, \u0|hex_digits_pio|readdata[6] , u0|hex_digits_pio|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux|src_data[6]~56, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~58 , u0|mm_interconnect_0|rsp_mux|src_data[6]~58, project, 1
instance = comp, \u0|keycode2|data_out[6]~feeder , u0|keycode2|data_out[6]~feeder, project, 1
instance = comp, \u0|keycode2|data_out[6] , u0|keycode2|data_out[6], project, 1
instance = comp, \u0|keycode2|readdata[6] , u0|keycode2|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|keycode3|data_out[6] , u0|keycode3|data_out[6], project, 1
instance = comp, \u0|keycode3|readdata[6] , u0|keycode3|readdata[6], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~59 , u0|mm_interconnect_0|rsp_mux|src_data[6]~59, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], project, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~36 , u0|spi_0|p1_data_to_cpu[6]~36, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], project, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~37 , u0|spi_0|p1_data_to_cpu[6]~37, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~38 , u0|spi_0|p1_data_to_cpu[6]~38, project, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~13 , u0|player2_controller_0|LOCAL_REG~13, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][6] , u0|player2_controller_0|LOCAL_REG[2][6], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][6] , u0|player2_controller_0|LOCAL_REG[0][6], project, 1
instance = comp, \u0|player2_controller_0|Mux25~0 , u0|player2_controller_0|Mux25~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][6] , u0|player2_controller_0|LOCAL_REG[1][6], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][6] , u0|player2_controller_0|LOCAL_REG[3][6], project, 1
instance = comp, \u0|player2_controller_0|Mux25~1 , u0|player2_controller_0|Mux25~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[6] , u0|player2_controller_0|AVL_READDATA[6], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[6], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~6, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][6]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][6], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[6]~6 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[6]~6, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~60 , u0|mm_interconnect_0|rsp_mux|src_data[6]~60, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~61 , u0|mm_interconnect_0|rsp_mux|src_data[6]~61, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~10 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~15 , u0|mm_interconnect_0|cmd_mux_018|src_payload~15, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], project, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, project, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], project, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, project, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], project, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2]~feeder , u0|spi_0|endofpacketvalue_reg[2]~feeder, project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], project, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], project, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, project, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], project, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]~feeder , u0|spi_0|rx_holding_reg[0]~feeder, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], project, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[5]~feeder , u0|spi_0|rx_holding_reg[5]~feeder, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], project, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], project, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, project, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], project, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], project, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, project, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, project, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, project, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, project, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, project, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, project, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~23 , u0|spi_0|p1_data_to_cpu[9]~23, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~24 , u0|spi_0|p1_data_to_cpu[9]~24, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~25 , u0|spi_0|p1_data_to_cpu[9]~25, project, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~58 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~58, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~73 , u0|nios2_gen2_0|cpu|F_iw[9]~73, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~0 , u0|nios2_gen2_0|cpu|E_logic_result[5]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], project, 1
instance = comp, \u0|hex_digits_pio|data_out[5] , u0|hex_digits_pio|data_out[5], project, 1
instance = comp, \u0|hex_digits_pio|readdata[5] , u0|hex_digits_pio|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47 , u0|mm_interconnect_0|rsp_mux|src_data[5]~47, project, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28 , u0|timer_0|read_mux_out[5]~28, project, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], project, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~feeder , u0|timer_0|counter_snapshot[21]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], project, 1
instance = comp, \u0|timer_0|read_mux_out[5]~29 , u0|timer_0|read_mux_out[5]~29, project, 1
instance = comp, \u0|timer_0|counter_snapshot[53]~feeder , u0|timer_0|counter_snapshot[53]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], project, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], project, 1
instance = comp, \u0|timer_0|read_mux_out[5]~30 , u0|timer_0|read_mux_out[5]~30, project, 1
instance = comp, \u0|timer_0|read_mux_out[5]~27 , u0|timer_0|read_mux_out[5]~27, project, 1
instance = comp, \u0|timer_0|read_mux_out[5]~31 , u0|timer_0|read_mux_out[5]~31, project, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|leds_pio|data_out[5]~feeder , u0|leds_pio|data_out[5]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], project, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~48 , u0|mm_interconnect_0|rsp_mux|src_data[5]~48, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]~feeder , u0|spi_0|spi_slave_select_reg[5]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~14 , u0|spi_0|p1_data_to_cpu[5]~14, project, 1
instance = comp, \u0|spi_0|data_to_cpu[5]~0 , u0|spi_0|data_to_cpu[5]~0, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~15 , u0|spi_0|p1_data_to_cpu[5]~15, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~39 , u0|spi_0|p1_data_to_cpu[5]~39, project, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|keycode3|data_out[5] , u0|keycode3|data_out[5], project, 1
instance = comp, \u0|keycode3|readdata[5] , u0|keycode3|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~50 , u0|mm_interconnect_0|rsp_mux|src_data[5]~50, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~9 , u0|player2_controller_0|LOCAL_REG~9, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][5] , u0|player2_controller_0|LOCAL_REG[1][5], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][5] , u0|player2_controller_0|LOCAL_REG[0][5], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][5] , u0|player2_controller_0|LOCAL_REG[2][5], project, 1
instance = comp, \u0|player2_controller_0|Mux26~0 , u0|player2_controller_0|Mux26~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][5] , u0|player2_controller_0|LOCAL_REG[3][5], project, 1
instance = comp, \u0|player2_controller_0|Mux26~1 , u0|player2_controller_0|Mux26~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[5] , u0|player2_controller_0|AVL_READDATA[5], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][5], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~5, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][5], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[5]~5 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[5]~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~51 , u0|mm_interconnect_0|rsp_mux|src_data[5]~51, project, 1
instance = comp, \u0|keycode1|data_out[5] , u0|keycode1|data_out[5], project, 1
instance = comp, \u0|keycode1|readdata[5] , u0|keycode1|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|keycode2|data_out[5] , u0|keycode2|data_out[5], project, 1
instance = comp, \u0|keycode2|readdata[5] , u0|keycode2|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~49 , u0|mm_interconnect_0|rsp_mux|src_data[5]~49, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~52 , u0|mm_interconnect_0|rsp_mux|src_data[5]~52, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~45 , u0|mm_interconnect_0|rsp_mux|src_data[5]~45, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~46 , u0|mm_interconnect_0|rsp_mux|src_data[5]~46, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~53 , u0|mm_interconnect_0|rsp_mux|src_data[5]~53, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~15 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~17 , u0|nios2_gen2_0|cpu|E_logic_result[11]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~4 , u0|mm_interconnect_0|router|Equal16~4, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~2 , u0|mm_interconnect_0|router|Equal16~2, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~1 , u0|mm_interconnect_0|router|Equal16~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~0 , u0|mm_interconnect_0|router|Equal16~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~3 , u0|mm_interconnect_0|router|Equal16~3, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~0 , u0|mm_interconnect_0|router|Equal10~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~0 , u0|mm_interconnect_0|router|Equal11~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~1 , u0|mm_interconnect_0|router|Equal11~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_valid~0 , u0|mm_interconnect_0|cmd_mux_018|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~5 , u0|mm_interconnect_0|cmd_mux_018|src_payload~5, project, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~12 , u0|spi_0|p1_data_to_cpu[4]~12, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~13 , u0|spi_0|p1_data_to_cpu[4]~13, project, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~10 , u0|player2_controller_0|LOCAL_REG~10, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][4] , u0|player2_controller_0|LOCAL_REG[1][4], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][4] , u0|player2_controller_0|LOCAL_REG[0][4], project, 1
instance = comp, \u0|player2_controller_0|Mux27~0 , u0|player2_controller_0|Mux27~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][4] , u0|player2_controller_0|LOCAL_REG[2][4], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][4] , u0|player2_controller_0|LOCAL_REG[3][4], project, 1
instance = comp, \u0|player2_controller_0|Mux27~1 , u0|player2_controller_0|Mux27~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[4] , u0|player2_controller_0|AVL_READDATA[4], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][4], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~4, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][4]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][4], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[4]~4 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[4]~4, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~43 , u0|mm_interconnect_0|rsp_mux|src_data[4]~43, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], project, 1
instance = comp, \u0|keycode3|data_out[4]~feeder , u0|keycode3|data_out[4]~feeder, project, 1
instance = comp, \u0|keycode3|data_out[4] , u0|keycode3|data_out[4], project, 1
instance = comp, \u0|keycode3|readdata[4] , u0|keycode3|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|keycode2|data_out[4] , u0|keycode2|data_out[4], project, 1
instance = comp, \u0|keycode2|readdata[4] , u0|keycode2|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~42 , u0|mm_interconnect_0|rsp_mux|src_data[4]~42, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~44 , u0|mm_interconnect_0|rsp_mux|src_data[4]~44, project, 1
instance = comp, \u0|keycode1|data_out[4] , u0|keycode1|data_out[4], project, 1
instance = comp, \u0|keycode1|readdata[4] , u0|keycode1|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|timer_0|counter_snapshot[4]~feeder , u0|timer_0|counter_snapshot[4]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], project, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], project, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, project, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, project, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], project, 1
instance = comp, \u0|timer_0|counter_snapshot[36]~feeder , u0|timer_0|counter_snapshot[36]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], project, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, project, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, project, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, project, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~40 , u0|mm_interconnect_0|rsp_mux|src_data[4]~40, project, 1
instance = comp, \u0|keycode|data_out[4]~feeder , u0|keycode|data_out[4]~feeder, project, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], project, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~38 , u0|mm_interconnect_0|rsp_mux|src_data[4]~38, project, 1
instance = comp, \u0|hex_digits_pio|data_out[4]~feeder , u0|hex_digits_pio|data_out[4]~feeder, project, 1
instance = comp, \u0|hex_digits_pio|data_out[4] , u0|hex_digits_pio|data_out[4], project, 1
instance = comp, \u0|hex_digits_pio|readdata[4] , u0|hex_digits_pio|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], project, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~39 , u0|mm_interconnect_0|rsp_mux|src_data[4]~39, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~37 , u0|mm_interconnect_0|rsp_mux|src_data[4]~37, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~41 , u0|mm_interconnect_0|rsp_mux|src_data[4]~41, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~9 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, project, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], project, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~30 , u0|mm_interconnect_0|rsp_mux|src_data[3]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~29 , u0|mm_interconnect_0|rsp_mux|src_data[3]~29, project, 1
instance = comp, \u0|keycode1|data_out[3] , u0|keycode1|data_out[3], project, 1
instance = comp, \u0|keycode1|readdata[3] , u0|keycode1|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, project, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], project, 1
instance = comp, \u0|timer_0|counter_snapshot[51]~feeder , u0|timer_0|counter_snapshot[51]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], project, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, project, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], project, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, project, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], project, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, project, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, project, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, project, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], project, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], project, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~32 , u0|mm_interconnect_0|rsp_mux|src_data[3]~32, project, 1
instance = comp, \u0|leds_pio|data_out[3]~feeder , u0|leds_pio|data_out[3]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], project, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|hex_digits_pio|data_out[3]~feeder , u0|hex_digits_pio|data_out[3]~feeder, project, 1
instance = comp, \u0|hex_digits_pio|data_out[3] , u0|hex_digits_pio|data_out[3], project, 1
instance = comp, \u0|hex_digits_pio|readdata[3] , u0|hex_digits_pio|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~31 , u0|mm_interconnect_0|rsp_mux|src_data[3]~31, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~33 , u0|mm_interconnect_0|rsp_mux|src_data[3]~33, project, 1
instance = comp, \u0|keycode2|data_out[3] , u0|keycode2|data_out[3], project, 1
instance = comp, \u0|keycode2|readdata[3] , u0|keycode2|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|keycode3|data_out[3] , u0|keycode3|data_out[3], project, 1
instance = comp, \u0|keycode3|readdata[3] , u0|keycode3|readdata[3], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~34 , u0|mm_interconnect_0|rsp_mux|src_data[3]~34, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~12 , u0|player2_controller_0|LOCAL_REG~12, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][3] , u0|player2_controller_0|LOCAL_REG[2][3], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][3] , u0|player2_controller_0|LOCAL_REG[0][3], project, 1
instance = comp, \u0|player2_controller_0|Mux28~0 , u0|player2_controller_0|Mux28~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][3] , u0|player2_controller_0|LOCAL_REG[3][3], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][3] , u0|player2_controller_0|LOCAL_REG[1][3], project, 1
instance = comp, \u0|player2_controller_0|Mux28~1 , u0|player2_controller_0|Mux28~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[3] , u0|player2_controller_0|AVL_READDATA[3], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][3], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~3, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][3], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[3]~3 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[3]~3, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, project, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~9 , u0|spi_0|p1_data_to_cpu[3]~9, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~10 , u0|spi_0|p1_data_to_cpu[3]~10, project, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~35 , u0|mm_interconnect_0|rsp_mux|src_data[3]~35, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~36 , u0|mm_interconnect_0|rsp_mux|src_data[3]~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, project, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, project, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, project, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, project, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, project, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~15 , u0|nios2_gen2_0|cpu|E_logic_result[16]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_waitrequest_generated~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|rp_valid , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent|rp_valid, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~4 , u0|player2_controller_0|LOCAL_REG~4, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][10] , u0|player2_controller_0|LOCAL_REG[2][10], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][10] , u0|player2_controller_0|LOCAL_REG[1][10], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][10] , u0|player2_controller_0|LOCAL_REG[0][10], project, 1
instance = comp, \u0|player2_controller_0|Mux21~0 , u0|player2_controller_0|Mux21~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][10] , u0|player2_controller_0|LOCAL_REG[3][10], project, 1
instance = comp, \u0|player2_controller_0|Mux21~1 , u0|player2_controller_0|Mux21~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[10] , u0|player2_controller_0|AVL_READDATA[10], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[10], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][10], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~11, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][10], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[10]~11 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[10]~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~92 , u0|mm_interconnect_0|rsp_mux|src_data[10]~92, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~90 , u0|mm_interconnect_0|rsp_mux|src_data[10]~90, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~88 , u0|mm_interconnect_0|rsp_mux|src_data[10]~88, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~89 , u0|mm_interconnect_0|rsp_mux|src_data[10]~89, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~91 , u0|mm_interconnect_0|rsp_mux|src_data[10]~91, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~93 , u0|mm_interconnect_0|rsp_mux|src_data[10]~93, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux|src_data[2]~20, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux|src_data[2]~21, project, 1
instance = comp, \u0|keycode3|data_out[2] , u0|keycode3|data_out[2], project, 1
instance = comp, \u0|keycode3|readdata[2] , u0|keycode3|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~6 , u0|spi_0|p1_data_to_cpu[2]~6, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~7 , u0|spi_0|p1_data_to_cpu[2]~7, project, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~25 , u0|mm_interconnect_0|rsp_mux|src_data[2]~25, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~6 , u0|player2_controller_0|LOCAL_REG~6, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][2] , u0|player2_controller_0|LOCAL_REG[2][2], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][2] , u0|player2_controller_0|LOCAL_REG[1][2], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][2] , u0|player2_controller_0|LOCAL_REG[0][2], project, 1
instance = comp, \u0|player2_controller_0|Mux29~0 , u0|player2_controller_0|Mux29~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][2] , u0|player2_controller_0|LOCAL_REG[3][2], project, 1
instance = comp, \u0|player2_controller_0|Mux29~1 , u0|player2_controller_0|Mux29~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[2] , u0|player2_controller_0|AVL_READDATA[2], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][2]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][2], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[2]~2 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[2]~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~26 , u0|mm_interconnect_0|rsp_mux|src_data[2]~26, project, 1
instance = comp, \u0|keycode1|data_out[2] , u0|keycode1|data_out[2], project, 1
instance = comp, \u0|keycode1|readdata[2] , u0|keycode1|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|keycode2|data_out[2] , u0|keycode2|data_out[2], project, 1
instance = comp, \u0|keycode2|readdata[2] , u0|keycode2|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~24 , u0|mm_interconnect_0|rsp_mux|src_data[2]~24, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~27 , u0|mm_interconnect_0|rsp_mux|src_data[2]~27, project, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], project, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], project, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, project, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], project, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], project, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, project, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, project, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, project, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], project, 1
instance = comp, \u0|timer_0|counter_snapshot[50]~feeder , u0|timer_0|counter_snapshot[50]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], project, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, project, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, project, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], project, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~23 , u0|mm_interconnect_0|rsp_mux|src_data[2]~23, project, 1
instance = comp, \u0|keycode|data_out[2]~feeder , u0|keycode|data_out[2]~feeder, project, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], project, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|hex_digits_pio|data_out[2] , u0|hex_digits_pio|data_out[2], project, 1
instance = comp, \u0|hex_digits_pio|readdata[2] , u0|hex_digits_pio|readdata[2], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux|src_data[2]~22, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~28 , u0|mm_interconnect_0|rsp_mux|src_data[2]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], project, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, project, 1
instance = comp, \u0|timer_0|Equal9~0 , u0|timer_0|Equal9~0, project, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, project, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, project, 1
instance = comp, \u0|timer_0|timeout_occurred~1 , u0|timer_0|timeout_occurred~1, project, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, project, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~4 , u0|nios2_gen2_0|cpu|E_st_data[11]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~84 , u0|nios2_gen2_0|cpu|F_iw[31]~84, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~85 , u0|nios2_gen2_0|cpu|F_iw[31]~85, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~27 , u0|nios2_gen2_0|cpu|E_logic_result[1]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|Add0~0 , u0|mm_interconnect_0|key_s1_translator|Add0~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~1 , u0|mm_interconnect_0|key_s1_agent|m0_write~1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~0 , u0|mm_interconnect_0|key_s1_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~1 , u0|mm_interconnect_0|key_s1_agent|cp_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, project, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, project, 1
instance = comp, \KEY[1]~input , KEY[1]~input, project, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], project, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, project, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], project, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~8 , u0|timer_0|read_mux_out[1]~8, project, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], project, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~10 , u0|timer_0|read_mux_out[1]~10, project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, project, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, project, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], project, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 , u0|mm_interconnect_0|rsp_mux|src_data[1]~14, project, 1
instance = comp, \u0|keycode3|data_out[1] , u0|keycode3|data_out[1], project, 1
instance = comp, \u0|keycode3|readdata[1] , u0|keycode3|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]~feeder , u0|spi_0|spi_slave_select_holding_reg[1]~feeder, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~4 , u0|spi_0|p1_data_to_cpu[1]~4, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~5 , u0|spi_0|p1_data_to_cpu[1]~5, project, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~16 , u0|mm_interconnect_0|rsp_mux|src_data[1]~16, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~11 , u0|player2_controller_0|LOCAL_REG~11, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][1] , u0|player2_controller_0|LOCAL_REG[2][1], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][1] , u0|player2_controller_0|LOCAL_REG[0][1], project, 1
instance = comp, \u0|player2_controller_0|Mux30~0 , u0|player2_controller_0|Mux30~0, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][1] , u0|player2_controller_0|LOCAL_REG[1][1], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][1] , u0|player2_controller_0|LOCAL_REG[3][1], project, 1
instance = comp, \u0|player2_controller_0|Mux30~1 , u0|player2_controller_0|Mux30~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[1] , u0|player2_controller_0|AVL_READDATA[1], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][1], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][1], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[1]~1 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~17 , u0|mm_interconnect_0|rsp_mux|src_data[1]~17, project, 1
instance = comp, \u0|keycode1|data_out[1] , u0|keycode1|data_out[1], project, 1
instance = comp, \u0|keycode1|readdata[1] , u0|keycode1|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|keycode2|data_out[1] , u0|keycode2|data_out[1], project, 1
instance = comp, \u0|keycode2|readdata[1] , u0|keycode2|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~15 , u0|mm_interconnect_0|rsp_mux|src_data[1]~15, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~18 , u0|mm_interconnect_0|rsp_mux|src_data[1]~18, project, 1
instance = comp, \u0|hex_digits_pio|data_out[1] , u0|hex_digits_pio|data_out[1], project, 1
instance = comp, \u0|hex_digits_pio|readdata[1] , u0|hex_digits_pio|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|leds_pio|data_out[1]~feeder , u0|leds_pio|data_out[1]~feeder, project, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], project, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 , u0|mm_interconnect_0|rsp_mux|src_data[1]~13, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], project, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, project, 1
instance = comp, \u0|sdram_pll|w_reset~0 , u0|sdram_pll|w_reset~0, project, 1
instance = comp, \u0|sdram_pll|w_reset~1 , u0|sdram_pll|w_reset~1, project, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, project, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, project, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 , u0|mm_interconnect_0|rsp_mux|src_data[1]~10, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 , u0|mm_interconnect_0|rsp_mux|src_data[1]~11, project, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], project, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 , u0|mm_interconnect_0|rsp_mux|src_data[1]~12, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~19 , u0|mm_interconnect_0|rsp_mux|src_data[1]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~87 , u0|nios2_gen2_0|cpu|F_iw[30]~87, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~86 , u0|nios2_gen2_0|cpu|F_iw[30]~86, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~88 , u0|nios2_gen2_0|cpu|F_iw[30]~88, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~42 , u0|nios2_gen2_0|cpu|F_iw[25]~42, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~41 , u0|nios2_gen2_0|cpu|F_iw[25]~41, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~43 , u0|nios2_gen2_0|cpu|F_iw[25]~43, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~90 , u0|nios2_gen2_0|cpu|F_iw[29]~90, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~89 , u0|nios2_gen2_0|cpu|F_iw[29]~89, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~91 , u0|nios2_gen2_0|cpu|F_iw[29]~91, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~19 , u0|nios2_gen2_0|cpu|E_logic_result[10]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~0 , u0|mm_interconnect_0|router|Equal12~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~77 , u0|nios2_gen2_0|cpu|F_iw[6]~77, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7 , u0|mm_interconnect_0|cmd_demux|sink_ready~7, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8 , u0|mm_interconnect_0|cmd_demux|sink_ready~8, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~12 , u0|mm_interconnect_0|cmd_demux|sink_ready~12, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~13 , u0|mm_interconnect_0|cmd_demux|sink_ready~13, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~5 , u0|mm_interconnect_0|router|Equal16~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~15 , u0|mm_interconnect_0|cmd_demux|sink_ready~15, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~16 , u0|mm_interconnect_0|cmd_demux|sink_ready~16, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~9 , u0|mm_interconnect_0|cmd_demux|sink_ready~9, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~10 , u0|mm_interconnect_0|cmd_demux|sink_ready~10, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~1 , u0|mm_interconnect_0|router|Equal12~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~1 , u0|mm_interconnect_0|router|Equal13~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~1 , u0|mm_interconnect_0|router|Equal6~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~2 , u0|mm_interconnect_0|router|Equal6~2, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~5 , u0|mm_interconnect_0|router|src_channel[6]~5, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~6 , u0|mm_interconnect_0|router|src_channel[6]~6, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~3 , u0|mm_interconnect_0|router|src_channel[6]~3, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2 , u0|mm_interconnect_0|router|Equal1~2, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~3 , u0|mm_interconnect_0|router|Equal1~3, project, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~4 , u0|mm_interconnect_0|router|src_channel[6]~4, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, project, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~0 , u0|mm_interconnect_0|router|src_channel[6]~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~1 , u0|mm_interconnect_0|router|src_channel[6]~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~2 , u0|mm_interconnect_0|router|src_channel[6]~2, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~7 , u0|mm_interconnect_0|router|src_channel[6]~7, project, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~8 , u0|mm_interconnect_0|router|src_channel[5]~8, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src7_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src7_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~1 , u0|mm_interconnect_0|cmd_mux_008|src_valid~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0 , u0|mm_interconnect_0|cmd_mux_008|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~1 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1 , u0|mm_interconnect_0|cmd_mux_008|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~2 , u0|mm_interconnect_0|cmd_mux_010|src_valid~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~1 , u0|mm_interconnect_0|router_001|Equal6~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~0 , u0|mm_interconnect_0|cmd_mux_010|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|WideOr1 , u0|mm_interconnect_0|cmd_mux_010|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~0 , u0|mm_interconnect_0|cmd_mux_010|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~1 , u0|mm_interconnect_0|cmd_mux_010|src_valid~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_data[67] , u0|mm_interconnect_0|cmd_mux_010|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_payload~0 , u0|mm_interconnect_0|cmd_mux_010|src_payload~0, project, 1
instance = comp, \u0|usb_rst|always0~0 , u0|usb_rst|always0~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~1 , u0|mm_interconnect_0|cmd_mux_010|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~4 , u0|mm_interconnect_0|router_001|always1~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~5 , u0|nios2_gen2_0|cpu|E_stall~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]~0 , u0|nios2_gen2_0|cpu|D_iw[26]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]~1 , u0|nios2_gen2_0|cpu|D_iw[26]~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~39 , u0|nios2_gen2_0|cpu|F_iw[24]~39, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~38 , u0|nios2_gen2_0|cpu|F_iw[24]~38, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~40 , u0|nios2_gen2_0|cpu|F_iw[24]~40, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41 , u0|nios2_gen2_0|cpu|Add1~41, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~23 , u0|nios2_gen2_0|cpu|E_logic_result[6]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], project, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, project, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7 , u0|jtag_uart_0|av_readdata[7]~7, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~76 , u0|nios2_gen2_0|cpu|F_iw[7]~76, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90] , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|always2~0, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_project_soc_sdram_input_efifo_module|entries[0]~3, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_project_soc_sdram_input_efifo_module|entries[0], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_project_soc_sdram_input_efifo_module|always2~1, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|wr_address~0, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|wr_address , u0|sdram|the_project_soc_sdram_input_efifo_module|wr_address, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43]~0, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[43], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_address~0, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_address , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_address, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43]~0, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[43], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[43]~1, project, 1
instance = comp, \u0|sdram|active_rnw~feeder , u0|sdram|active_rnw~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|Equal1~0, project, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, project, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, project, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, project, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, project, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, project, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, project, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50] , u0|mm_interconnect_0|cmd_mux_006|src_data[50], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[31]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[31]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[31], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[31], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[31]~4, project, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[30]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[30], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[30], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[30]~5, project, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], project, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52] , u0|mm_interconnect_0|cmd_mux_006|src_data[52], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[33]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[33]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[33], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[33], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[33]~6, project, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51] , u0|mm_interconnect_0|cmd_mux_006|src_data[51], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[32]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[32]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[32], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[32], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[32]~7, project, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], project, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[61] , u0|mm_interconnect_0|cmd_mux_006|src_data[61], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[42]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[42]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[42], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[42], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[42]~2, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[29]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[29], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[29], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[29]~3, project, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], project, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], project, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[28], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[28]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[28]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[28], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[28]~0, project, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], project, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, project, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, project, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, project, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, project, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, project, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, project, 1
instance = comp, \u0|sdram|Selector35~2 , u0|sdram|Selector35~2, project, 1
instance = comp, \u0|sdram|Selector34~0 , u0|sdram|Selector34~0, project, 1
instance = comp, \u0|sdram|Selector35~3 , u0|sdram|Selector35~3, project, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, project, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, project, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, project, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, project, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, project, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, project, 1
instance = comp, \u0|sdram|m_addr[1]~1 , u0|sdram|m_addr[1]~1, project, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, project, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, project, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, project, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, project, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, project, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, project, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, project, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, project, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, project, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], project, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, project, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, project, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, project, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], project, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, project, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, project, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, project, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, project, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, project, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, project, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, project, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, project, 1
instance = comp, \u0|sdram|Selector35~4 , u0|sdram|Selector35~4, project, 1
instance = comp, \u0|sdram|Selector34~1 , u0|sdram|Selector34~1, project, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, project, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, project, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, project, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, project, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, project, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, project, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, project, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, project, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, project, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], project, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, project, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, project, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, project, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], project, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], project, 1
instance = comp, \u0|sdram|rd_valid[2]~feeder , u0|sdram|rd_valid[2]~feeder, project, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], project, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, project, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, project, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~36 , u0|nios2_gen2_0|cpu|F_iw[23]~36, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~35 , u0|nios2_gen2_0|cpu|F_iw[23]~35, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~37 , u0|nios2_gen2_0|cpu|F_iw[23]~37, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~94 , u0|nios2_gen2_0|cpu|F_iw[27]~94, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~95 , u0|nios2_gen2_0|cpu|F_iw[27]~95, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~21 , u0|nios2_gen2_0|cpu|E_logic_result[12]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~44 , u0|nios2_gen2_0|cpu|F_iw[26]~44, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~45 , u0|nios2_gen2_0|cpu|F_iw[26]~45, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~97 , u0|nios2_gen2_0|cpu|F_iw[20]~97, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~96 , u0|nios2_gen2_0|cpu|F_iw[20]~96, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~98 , u0|nios2_gen2_0|cpu|F_iw[20]~98, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1 , u0|mm_interconnect_0|router_001|Equal0~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~3 , u0|mm_interconnect_0|router_001|src_channel[5]~3, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~6 , u0|mm_interconnect_0|router_001|always1~6, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~2 , u0|mm_interconnect_0|router_001|src_channel[5]~2, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~9 , u0|mm_interconnect_0|router_001|src_channel[5]~9, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~7 , u0|mm_interconnect_0|router_001|always1~7, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~4 , u0|mm_interconnect_0|router_001|src_channel[5]~4, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~5 , u0|mm_interconnect_0|router_001|src_channel[5]~5, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~5 , u0|mm_interconnect_0|router_001|always1~5, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~6 , u0|mm_interconnect_0|router_001|src_channel[5]~6, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~8 , u0|mm_interconnect_0|router_001|src_channel[4]~8, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, project, 1
instance = comp, \u0|onchip_memory2_0|wren~4 , u0|onchip_memory2_0|wren~4, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~100 , u0|nios2_gen2_0|cpu|F_iw[19]~100, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~99 , u0|nios2_gen2_0|cpu|F_iw[19]~99, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~101 , u0|nios2_gen2_0|cpu|F_iw[19]~101, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~18 , u0|nios2_gen2_0|cpu|E_logic_result[9]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~2 , u0|mm_interconnect_0|router|Equal10~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src1_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~61 , u0|nios2_gen2_0|cpu|F_iw[11]~61, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~60 , u0|nios2_gen2_0|cpu|F_iw[11]~60, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~62 , u0|nios2_gen2_0|cpu|F_iw[11]~62, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~59 , u0|nios2_gen2_0|cpu|F_iw[11]~59, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~63 , u0|nios2_gen2_0|cpu|F_iw[11]~63, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~22 , u0|nios2_gen2_0|cpu|E_logic_result[7]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], project, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~57 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~57, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~23, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~24, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14] , u0|mm_interconnect_0|rsp_mux_001|src_data[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~106 , u0|nios2_gen2_0|cpu|F_iw[14]~106, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~12 , u0|nios2_gen2_0|cpu|E_logic_result[17]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[53] , u0|mm_interconnect_0|cmd_mux_006|src_data[53], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[34]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[34], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[34], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[34]~9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[54] , u0|mm_interconnect_0|cmd_mux_006|src_data[54], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[35]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[35], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[35], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[35]~8, project, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], project, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], project, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[58] , u0|mm_interconnect_0|cmd_mux_006|src_data[58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[39], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[39], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[39]~12, project, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[57] , u0|mm_interconnect_0|cmd_mux_006|src_data[57], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[38], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[38], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[38]~13, project, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], project, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[59] , u0|mm_interconnect_0|cmd_mux_006|src_data[59], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[40]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[40]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[40], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[40], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[40]~15, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[60] , u0|mm_interconnect_0|cmd_mux_006|src_data[60], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[41]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[41]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[41], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[41], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[41]~14, project, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], project, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], project, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[55] , u0|mm_interconnect_0|cmd_mux_006|src_data[55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[36], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[36], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[36]~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56] , u0|mm_interconnect_0|cmd_mux_006|src_data[56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[37]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[37], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[37], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[37]~10, project, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], project, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], project, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, project, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, project, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, project, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, project, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, project, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, project, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, project, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, project, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, project, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, project, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, project, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, project, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, project, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, project, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, project, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, project, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, project, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, project, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, project, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, project, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, project, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, project, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, project, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, project, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, project, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, project, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, project, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, project, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, project, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, project, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, project, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, project, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_project_soc_sdram_input_efifo_module|entries[1]~2, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_project_soc_sdram_input_efifo_module|entries[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, project, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, project, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~92 , u0|nios2_gen2_0|cpu|F_iw[28]~92, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~93 , u0|nios2_gen2_0|cpu|F_iw[28]~93, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~0 , u0|mm_interconnect_0|router_001|Equal16~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~2 , u0|mm_interconnect_0|router_001|Equal16~2, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~3 , u0|mm_interconnect_0|router_001|Equal16~3, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~1 , u0|mm_interconnect_0|router_001|Equal16~1, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~4 , u0|mm_interconnect_0|router_001|Equal16~4, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~0 , u0|mm_interconnect_0|router_001|Equal10~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[39] , u0|mm_interconnect_0|cmd_mux_014|src_data[39], project, 1
instance = comp, \u0|timer_0|Equal8~0 , u0|timer_0|Equal8~0, project, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], project, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], project, 1
instance = comp, \u0|timer_0|read_mux_out[15]~40 , u0|timer_0|read_mux_out[15]~40, project, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5 , u0|timer_0|counter_snapshot[15]~5, project, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], project, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], project, 1
instance = comp, \u0|timer_0|read_mux_out[15]~39 , u0|timer_0|read_mux_out[15]~39, project, 1
instance = comp, \u0|timer_0|read_mux_out[15]~38 , u0|timer_0|read_mux_out[15]~38, project, 1
instance = comp, \u0|timer_0|read_mux_out[15]~37 , u0|timer_0|read_mux_out[15]~37, project, 1
instance = comp, \u0|timer_0|read_mux_out[15]~41 , u0|timer_0|read_mux_out[15]~41, project, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~56 , u0|nios2_gen2_0|cpu|F_iw[15]~56, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~57 , u0|nios2_gen2_0|cpu|F_iw[15]~57, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~55 , u0|nios2_gen2_0|cpu|F_iw[15]~55, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~12 , u0|nios2_gen2_0|cpu|F_iw[19]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~54 , u0|nios2_gen2_0|cpu|F_iw[15]~54, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~58 , u0|nios2_gen2_0|cpu|F_iw[15]~58, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|address[8], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~79 , u0|nios2_gen2_0|cpu|F_iw[21]~79, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~78 , u0|nios2_gen2_0|cpu|F_iw[21]~78, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~80 , u0|nios2_gen2_0|cpu|F_iw[21]~80, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], project, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~7 , u0|mm_interconnect_0|router_001|src_channel[5]~7, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[106] , u0|mm_interconnect_0|cmd_mux_006|src_data[106], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_valid , u0|mm_interconnect_0|crosser_005|clock_xer|out_valid, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~32 , u0|nios2_gen2_0|cpu|F_iw[22]~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~33 , u0|nios2_gen2_0|cpu|F_iw[22]~33, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~34 , u0|nios2_gen2_0|cpu|F_iw[22]~34, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~1 , u0|nios2_gen2_0|cpu|E_logic_result[4]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~0 , u0|mm_interconnect_0|router|Equal13~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~11 , u0|mm_interconnect_0|cmd_demux|sink_ready~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload[0] , u0|mm_interconnect_0|cmd_mux_006|src_payload[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[74], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[74], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[74] , u0|mm_interconnect_0|cmd_mux_006|src_data[74], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[73]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[73], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[73], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[73] , u0|mm_interconnect_0|cmd_mux_006|src_data[73], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, project, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, project, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~70 , u0|nios2_gen2_0|cpu|F_iw[16]~70, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~69 , u0|nios2_gen2_0|cpu|F_iw[16]~69, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~71 , u0|nios2_gen2_0|cpu|F_iw[16]~71, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~2 , u0|spi_0|p1_data_to_cpu[0]~2, project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~3 , u0|spi_0|p1_data_to_cpu[0]~3, project, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG~7 , u0|player2_controller_0|LOCAL_REG~7, project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[2][0] , u0|player2_controller_0|LOCAL_REG[2][0], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[3][0] , u0|player2_controller_0|LOCAL_REG[3][0], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[1][0] , u0|player2_controller_0|LOCAL_REG[1][0], project, 1
instance = comp, \u0|player2_controller_0|LOCAL_REG[0][0] , u0|player2_controller_0|LOCAL_REG[0][0], project, 1
instance = comp, \u0|player2_controller_0|Mux31~0 , u0|player2_controller_0|Mux31~0, project, 1
instance = comp, \u0|player2_controller_0|Mux31~1 , u0|player2_controller_0|Mux31~1, project, 1
instance = comp, \u0|player2_controller_0|AVL_READDATA[0] , u0|player2_controller_0|AVL_READDATA[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][0]~feeder , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[1][0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|mem[0][0], project, 1
instance = comp, \u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[0]~0 , u0|mm_interconnect_0|player2_controller_0_avl_mm_slave_agent_rdata_fifo|out_data[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, project, 1
instance = comp, \u0|keycode3|data_out[0] , u0|keycode3|data_out[0], project, 1
instance = comp, \u0|keycode3|readdata[0] , u0|keycode3|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|keycode2|data_out[0] , u0|keycode2|data_out[0], project, 1
instance = comp, \u0|keycode2|readdata[0] , u0|keycode2|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, project, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, project, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, project, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], project, 1
instance = comp, \u0|timer_0|read_mux_out~3 , u0|timer_0|read_mux_out~3, project, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], project, 1
instance = comp, \u0|timer_0|counter_snapshot[48]~feeder , u0|timer_0|counter_snapshot[48]~feeder, project, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], project, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], project, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, project, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, project, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1 , u0|timer_0|read_mux_out[0]~1, project, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, project, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], project, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|keycode1|data_out[0] , u0|keycode1|data_out[0], project, 1
instance = comp, \u0|keycode1|readdata[0] , u0|keycode1|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode1_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, project, 1
instance = comp, \KEY[0]~input , KEY[0]~input, project, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], project, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], project, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux|src_data[0]~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], project, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, project, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, project, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, project, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, project, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], project, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], project, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, project, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], project, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, project, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, project, 1
instance = comp, \u0|usb_rst|always0~1 , u0|usb_rst|always0~1, project, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, project, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, project, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|hex_digits_pio|data_out[0]~feeder , u0|hex_digits_pio|data_out[0]~feeder, project, 1
instance = comp, \u0|hex_digits_pio|data_out[0] , u0|hex_digits_pio|data_out[0], project, 1
instance = comp, \u0|hex_digits_pio|readdata[0] , u0|hex_digits_pio|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux|src_data[0]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, project, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], project, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|usb_irq|read_mux_out~2 , u0|usb_irq|read_mux_out~2, project, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, project, 1
instance = comp, \u0|usb_irq|read_mux_out~3 , u0|usb_irq|read_mux_out~3, project, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], project, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux|src_data[0]~4, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0] , u0|mm_interconnect_0|rsp_mux|src_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~20 , u0|nios2_gen2_0|cpu|E_logic_result[8]~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], project, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, project, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, project, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], project, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], project, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~47 , u0|nios2_gen2_0|cpu|F_iw[5]~47, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~49 , u0|nios2_gen2_0|cpu|F_iw[5]~49, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~48 , u0|nios2_gen2_0|cpu|F_iw[5]~48, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~51 , u0|nios2_gen2_0|cpu|F_iw[5]~51, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~50 , u0|nios2_gen2_0|cpu|F_iw[5]~50, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~52 , u0|nios2_gen2_0|cpu|F_iw[5]~52, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~46 , u0|nios2_gen2_0|cpu|F_iw[5]~46, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~53 , u0|nios2_gen2_0|cpu|F_iw[5]~53, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~3 , u0|nios2_gen2_0|cpu|E_logic_result[26]~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~0 , u0|mm_interconnect_0|router|Equal18~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~25 , u0|nios2_gen2_0|cpu|F_iw[4]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~26 , u0|nios2_gen2_0|cpu|F_iw[4]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~24 , u0|nios2_gen2_0|cpu|F_iw[4]~24, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~29 , u0|nios2_gen2_0|cpu|F_iw[4]~29, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~27 , u0|nios2_gen2_0|cpu|F_iw[4]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~28 , u0|nios2_gen2_0|cpu|F_iw[4]~28, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~30 , u0|nios2_gen2_0|cpu|F_iw[4]~30, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~31 , u0|nios2_gen2_0|cpu|F_iw[4]~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, project, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, project, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, project, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, project, 1
instance = comp, \u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_project_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~64 , u0|nios2_gen2_0|cpu|F_iw[13]~64, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~65 , u0|nios2_gen2_0|cpu|F_iw[13]~65, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~66 , u0|nios2_gen2_0|cpu|F_iw[13]~66, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~67 , u0|nios2_gen2_0|cpu|F_iw[13]~67, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~68 , u0|nios2_gen2_0|cpu|F_iw[13]~68, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~2 , u0|mm_interconnect_0|router_001|Equal14~2, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~3 , u0|mm_interconnect_0|router_001|Equal14~3, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~2 , u0|mm_interconnect_0|router_001|Equal10~2, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, project, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0 , u0|mm_interconnect_0|router_001|Equal7~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~5 , u0|mm_interconnect_0|router_001|Equal16~5, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, project, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~0 , u0|mm_interconnect_0|router_001|Equal15~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~5 , u0|nios2_gen2_0|cpu|F_iw[1]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8 , u0|nios2_gen2_0|cpu|F_iw[1]~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~11 , u0|nios2_gen2_0|cpu|F_iw[1]~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~13 , u0|nios2_gen2_0|cpu|F_iw[1]~13, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~14 , u0|nios2_gen2_0|cpu|F_iw[1]~14, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, project, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~5 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~5, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~6 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~6, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~7 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~7, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem~1, project, 1
instance = comp, \u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode1_s1_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~4 , u0|nios2_gen2_0|cpu|F_iw[0]~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0 , u0|nios2_gen2_0|cpu|D_ctrl_exception~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1 , u0|nios2_gen2_0|cpu|D_ctrl_exception~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, project, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~17 , u0|nios2_gen2_0|cpu|F_iw[3]~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~18 , u0|nios2_gen2_0|cpu|F_iw[3]~18, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~20 , u0|nios2_gen2_0|cpu|F_iw[3]~20, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~21 , u0|nios2_gen2_0|cpu|F_iw[3]~21, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~22 , u0|nios2_gen2_0|cpu|F_iw[3]~22, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~16 , u0|nios2_gen2_0|cpu|F_iw[3]~16, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~23 , u0|nios2_gen2_0|cpu|F_iw[3]~23, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[38] , u0|mm_interconnect_0|cmd_mux_018|src_data[38], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~16 , u0|spi_0|p1_data_to_cpu[15]~16, project, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], project, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], project, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~21 , u0|spi_0|p1_data_to_cpu[12]~21, project, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~28, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~27, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~72 , u0|nios2_gen2_0|cpu|F_iw[12]~72, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, project, 1
instance = comp, \u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|project_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, project, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_project_soc_nios2_gen2_0_cpu_nios2_oci|the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, project, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, project, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, project, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], project, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, project, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, project, 1
instance = comp, \u0|rst_controller|r_sync_rst~clkctrl , u0|rst_controller|r_sync_rst~clkctrl, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, project, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~21, project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~22, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~15 , u0|nios2_gen2_0|cpu|F_iw[2]~15, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder , u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, project, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], project, 1
instance = comp, \u0|sdram_pll|w_reset~2 , u0|sdram_pll|w_reset~2, project, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, project, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, project, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[0], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[0]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[0]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[0], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[0]~28, project, 1
instance = comp, \u0|sdram|m_data[11]~0 , u0|sdram|m_data[11]~0, project, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], project, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, project, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, project, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], project, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[1], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[1]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[1]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[1], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[1]~29, project, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], project, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, project, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, project, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, project, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[2], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[2]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[2], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[2]~30, project, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], project, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, project, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, project, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, project, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[3], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[3]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[3]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[3], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[3]~31, project, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], project, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, project, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, project, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[4], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[4]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[4]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[4], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[4]~32, project, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], project, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, project, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, project, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[5], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[5], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[5]~33, project, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], project, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, project, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, project, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, project, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[6], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[6], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[6]~34, project, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], project, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, project, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, project, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, project, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[7], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[7]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[7], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[7]~35, project, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], project, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, project, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, project, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[8], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[8]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[8], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[8]~36, project, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], project, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, project, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, project, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[9], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[9]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[9], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[9]~37, project, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], project, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, project, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, project, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[10], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[10]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[10], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[10]~38, project, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], project, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, project, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, project, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[11], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[11]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[11], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[11]~39, project, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], project, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, project, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, project, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[12], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[12], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[12]~40, project, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], project, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, project, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, project, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, project, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[13], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[13]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[13], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[13]~41, project, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], project, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, project, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, project, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[14], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[14]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[14], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[14]~42, project, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], project, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, project, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, project, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[15], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[15], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[15]~43, project, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, project, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], project, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, project, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, project, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], project, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, project, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, project, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, project, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, project, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, project, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, project, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, project, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, project, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, project, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, project, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, project, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, project, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, project, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, project, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, project, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, project, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, project, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, project, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, project, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, project, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, project, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, project, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, project, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, project, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, project, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, project, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, project, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, project, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, project, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, project, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, project, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, project, 1
instance = comp, \u0|sdram|i_addr[12]~feeder , u0|sdram|i_addr[12]~feeder, project, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], project, 1
instance = comp, \u0|sdram|m_addr[1]~0 , u0|sdram|m_addr[1]~0, project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[18], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[18]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[18]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[18], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[18]~16, project, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], project, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, project, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, project, 1
instance = comp, \u0|sdram|m_addr[1]~2 , u0|sdram|m_addr[1]~2, project, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[19], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[19]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[19]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[19], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[19]~17, project, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], project, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, project, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, project, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[20], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[20], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[20]~18, project, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], project, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, project, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, project, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[21], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[21], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[21]~19, project, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], project, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, project, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, project, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[22], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[22]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[22], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[22]~20, project, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], project, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, project, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, project, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[23]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[23], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[23], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[23]~21, project, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], project, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, project, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, project, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[24], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[24], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[24]~22, project, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], project, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, project, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, project, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[25]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[25]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[25], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[25], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[25]~23, project, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], project, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, project, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, project, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[26], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[26], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[26]~24, project, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], project, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, project, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, project, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46]~feeder, project, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46], project, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], project, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[27]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[27], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[27], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[27]~25, project, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], project, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, project, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, project, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], project, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, project, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, project, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], project, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, project, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, project, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], project, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, project, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, project, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], project, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, project, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, project, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], project, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, project, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], project, 1
instance = comp, \u0|sdram|comb~2 , u0|sdram|comb~2, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[16], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[16], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[16]~26, project, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], project, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, project, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], project, 1
instance = comp, \u0|sdram|comb~3 , u0|sdram|comb~3, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[17]~feeder, project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_1[17], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_project_soc_sdram_input_efifo_module|entry_0[17], project, 1
instance = comp, \u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_project_soc_sdram_input_efifo_module|rd_data[17]~27, project, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], project, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, project, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], project, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, project, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, project, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, project, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], project, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, project, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, project, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], project, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], project, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], project, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], project, 1
instance = comp, \vga1|clkdiv~0 , vga1|clkdiv~0, project, 1
instance = comp, \vga1|clkdiv , vga1|clkdiv, project, 1
instance = comp, \vga1|clkdiv~clkctrl , vga1|clkdiv~clkctrl, project, 1
instance = comp, \vga1|hc[4] , vga1|hc[4], project, 1
instance = comp, \vga1|Add0~0 , vga1|Add0~0, project, 1
instance = comp, \vga1|hc[0] , vga1|hc[0], project, 1
instance = comp, \vga1|Add0~2 , vga1|Add0~2, project, 1
instance = comp, \vga1|hc[1] , vga1|hc[1], project, 1
instance = comp, \vga1|Add0~4 , vga1|Add0~4, project, 1
instance = comp, \vga1|hc[2] , vga1|hc[2], project, 1
instance = comp, \vga1|Add0~6 , vga1|Add0~6, project, 1
instance = comp, \vga1|hc[3] , vga1|hc[3], project, 1
instance = comp, \vga1|Add0~8 , vga1|Add0~8, project, 1
instance = comp, \vga1|hc[7] , vga1|hc[7], project, 1
instance = comp, \bc|always9~10 , bc|always9~10, project, 1
instance = comp, \vga1|Add0~14 , vga1|Add0~14, project, 1
instance = comp, \vga1|Add0~16 , vga1|Add0~16, project, 1
instance = comp, \vga1|hc~2 , vga1|hc~2, project, 1
instance = comp, \vga1|hc[8] , vga1|hc[8], project, 1
instance = comp, \vga1|Add0~18 , vga1|Add0~18, project, 1
instance = comp, \vga1|hc~0 , vga1|hc~0, project, 1
instance = comp, \vga1|hc[9] , vga1|hc[9], project, 1
instance = comp, \bc|LessThan39~0 , bc|LessThan39~0, project, 1
instance = comp, \vga1|Equal0~0 , vga1|Equal0~0, project, 1
instance = comp, \vga1|Equal0~1 , vga1|Equal0~1, project, 1
instance = comp, \vga1|Equal0~2 , vga1|Equal0~2, project, 1
instance = comp, \vga1|Add0~10 , vga1|Add0~10, project, 1
instance = comp, \vga1|hc~1 , vga1|hc~1, project, 1
instance = comp, \vga1|hc[5] , vga1|hc[5], project, 1
instance = comp, \vga1|Add0~12 , vga1|Add0~12, project, 1
instance = comp, \vga1|hc[6] , vga1|hc[6], project, 1
instance = comp, \vga1|always2~0 , vga1|always2~0, project, 1
instance = comp, \vga1|Add0~20 , vga1|Add0~20, project, 1
instance = comp, \vga1|always2~1 , vga1|always2~1, project, 1
instance = comp, \vga1|hs , vga1|hs, project, 1
instance = comp, \vga1|vc[1] , vga1|vc[1], project, 1
instance = comp, \vga1|Add1~0 , vga1|Add1~0, project, 1
instance = comp, \vga1|Add1~2 , vga1|Add1~2, project, 1
instance = comp, \vga1|Add1~4 , vga1|Add1~4, project, 1
instance = comp, \vga1|vc~1 , vga1|vc~1, project, 1
instance = comp, \vga1|vc[2] , vga1|vc[2], project, 1
instance = comp, \vga1|Add1~6 , vga1|Add1~6, project, 1
instance = comp, \vga1|vc~0 , vga1|vc~0, project, 1
instance = comp, \vga1|vc[3] , vga1|vc[3], project, 1
instance = comp, \vga1|Add1~8 , vga1|Add1~8, project, 1
instance = comp, \vga1|vc[4] , vga1|vc[4], project, 1
instance = comp, \vga1|Add1~10 , vga1|Add1~10, project, 1
instance = comp, \vga1|vc[5] , vga1|vc[5], project, 1
instance = comp, \vga1|Add1~12 , vga1|Add1~12, project, 1
instance = comp, \vga1|vc[6] , vga1|vc[6], project, 1
instance = comp, \vga1|Add1~14 , vga1|Add1~14, project, 1
instance = comp, \vga1|vc[7] , vga1|vc[7], project, 1
instance = comp, \vga1|Add1~16 , vga1|Add1~16, project, 1
instance = comp, \vga1|vc[8] , vga1|vc[8], project, 1
instance = comp, \vga1|Add1~18 , vga1|Add1~18, project, 1
instance = comp, \vga1|vc~3 , vga1|vc~3, project, 1
instance = comp, \vga1|vc[9] , vga1|vc[9], project, 1
instance = comp, \vga1|Equal1~1 , vga1|Equal1~1, project, 1
instance = comp, \vga1|Equal1~2 , vga1|Equal1~2, project, 1
instance = comp, \vga1|Equal1~0 , vga1|Equal1~0, project, 1
instance = comp, \vga1|Equal1~3 , vga1|Equal1~3, project, 1
instance = comp, \vga1|vc~2 , vga1|vc~2, project, 1
instance = comp, \vga1|vc[0] , vga1|vc[0], project, 1
instance = comp, \vga1|Equal2~0 , vga1|Equal2~0, project, 1
instance = comp, \vga1|Equal2~1 , vga1|Equal2~1, project, 1
instance = comp, \vga1|Add1~20 , vga1|Add1~20, project, 1
instance = comp, \vga1|Equal2~2 , vga1|Equal2~2, project, 1
instance = comp, \vga1|vs , vga1|vs, project, 1
instance = comp, \bc|Equal0~0 , bc|Equal0~0, project, 1
instance = comp, \Add1~0 , Add1~0, project, 1
instance = comp, \Add1~2 , Add1~2, project, 1
instance = comp, \Add1~4 , Add1~4, project, 1
instance = comp, \Add1~6 , Add1~6, project, 1
instance = comp, \Add1~8 , Add1~8, project, 1
instance = comp, \Add1~10 , Add1~10, project, 1
instance = comp, \Add1~12 , Add1~12, project, 1
instance = comp, \Add1~14 , Add1~14, project, 1
instance = comp, \Add1~16 , Add1~16, project, 1
instance = comp, \Mult0|mult_core|romout[1][9]~0 , Mult0|mult_core|romout[1][9]~0, project, 1
instance = comp, \Mult0|mult_core|romout[1][8]~1 , Mult0|mult_core|romout[1][8]~1, project, 1
instance = comp, \Mult0|mult_core|romout[0][11]~3 , Mult0|mult_core|romout[0][11]~3, project, 1
instance = comp, \Mult0|mult_core|romout[1][7]~2 , Mult0|mult_core|romout[1][7]~2, project, 1
instance = comp, \Mult0|mult_core|romout[0][10]~5 , Mult0|mult_core|romout[0][10]~5, project, 1
instance = comp, \Mult0|mult_core|romout[1][6]~4 , Mult0|mult_core|romout[1][6]~4, project, 1
instance = comp, \Mult0|mult_core|romout[0][9]~6 , Mult0|mult_core|romout[0][9]~6, project, 1
instance = comp, \Mult0|mult_core|romout[0][8]~7 , Mult0|mult_core|romout[0][8]~7, project, 1
instance = comp, \Mult0|mult_core|romout[0][7]~8 , Mult0|mult_core|romout[0][7]~8, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Add0~1 , Add0~1, project, 1
instance = comp, \Add0~2 , Add0~2, project, 1
instance = comp, \Add0~4 , Add0~4, project, 1
instance = comp, \Add0~6 , Add0~6, project, 1
instance = comp, \Add0~8 , Add0~8, project, 1
instance = comp, \Add0~10 , Add0~10, project, 1
instance = comp, \Add0~12 , Add0~12, project, 1
instance = comp, \Add0~14 , Add0~14, project, 1
instance = comp, \Mult0|mult_core|romout[0][6]~9 , Mult0|mult_core|romout[0][6]~9, project, 1
instance = comp, \txtadd[3]~11 , txtadd[3]~11, project, 1
instance = comp, \txtadd[4]~13 , txtadd[4]~13, project, 1
instance = comp, \txtadd[5]~15 , txtadd[5]~15, project, 1
instance = comp, \txtadd[6]~17 , txtadd[6]~17, project, 1
instance = comp, \txtadd[7]~19 , txtadd[7]~19, project, 1
instance = comp, \txtadd[8]~21 , txtadd[8]~21, project, 1
instance = comp, \txtadd[9]~23 , txtadd[9]~23, project, 1
instance = comp, \txtadd[10]~25 , txtadd[10]~25, project, 1
instance = comp, \txtadd[11]~27 , txtadd[11]~27, project, 1
instance = comp, \txtadd[12]~29 , txtadd[12]~29, project, 1
instance = comp, \txtadd[13]~31 , txtadd[13]~31, project, 1
instance = comp, \txtadd[13] , txtadd[13], project, 1
instance = comp, \txtadd~33 , txtadd~33, project, 1
instance = comp, \back_add[1] , back_add[1], project, 1
instance = comp, \txtadd~34 , txtadd~34, project, 1
instance = comp, \back_add[2] , back_add[2], project, 1
instance = comp, \txtadd~35 , txtadd~35, project, 1
instance = comp, \txtadd[2] , txtadd[2], project, 1
instance = comp, \txtadd[3] , txtadd[3], project, 1
instance = comp, \txtadd[4] , txtadd[4], project, 1
instance = comp, \txtadd[5] , txtadd[5], project, 1
instance = comp, \txtadd[6] , txtadd[6], project, 1
instance = comp, \txtadd[7] , txtadd[7], project, 1
instance = comp, \txtadd[8] , txtadd[8], project, 1
instance = comp, \txtadd[9] , txtadd[9], project, 1
instance = comp, \txtadd[10] , txtadd[10], project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|ram_block1a2 , trom|mem_rtl_0|auto_generated|ram_block1a2, project, 1
instance = comp, \txtadd[11] , txtadd[11], project, 1
instance = comp, \txtadd[12] , txtadd[12], project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|ram_block1a1 , trom|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|address_reg_a[0] , trom|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|mux2|result_node[1]~1 , trom|mem_rtl_0|auto_generated|mux2|result_node[1]~1, project, 1
instance = comp, \bc|LessThan21~0 , bc|LessThan21~0, project, 1
instance = comp, \Add11~0 , Add11~0, project, 1
instance = comp, \Add11~2 , Add11~2, project, 1
instance = comp, \Add11~4 , Add11~4, project, 1
instance = comp, \Add11~6 , Add11~6, project, 1
instance = comp, \Add11~8 , Add11~8, project, 1
instance = comp, \Add11~10 , Add11~10, project, 1
instance = comp, \Add11~12 , Add11~12, project, 1
instance = comp, \Add11~14 , Add11~14, project, 1
instance = comp, \Add11~16 , Add11~16, project, 1
instance = comp, \Add11~18 , Add11~18, project, 1
instance = comp, \Mult3|mult_core|romout[2][5] , Mult3|mult_core|romout[2][5], project, 1
instance = comp, \Mult3|mult_core|romout[1][9]~0 , Mult3|mult_core|romout[1][9]~0, project, 1
instance = comp, \Mult3|mult_core|romout[1][8]~1 , Mult3|mult_core|romout[1][8]~1, project, 1
instance = comp, \Mult3|mult_core|romout[1][7]~2 , Mult3|mult_core|romout[1][7]~2, project, 1
instance = comp, \Mult3|mult_core|romout[1][6]~3 , Mult3|mult_core|romout[1][6]~3, project, 1
instance = comp, \Mult3|mult_core|romout[0][10]~4 , Mult3|mult_core|romout[0][10]~4, project, 1
instance = comp, \Mult3|mult_core|romout[0][9]~6 , Mult3|mult_core|romout[0][9]~6, project, 1
instance = comp, \Mult3|mult_core|romout[1][5]~5 , Mult3|mult_core|romout[1][5]~5, project, 1
instance = comp, \Mult3|mult_core|romout[0][8]~7 , Mult3|mult_core|romout[0][8]~7, project, 1
instance = comp, \Mult3|mult_core|romout[0][7]~8 , Mult3|mult_core|romout[0][7]~8, project, 1
instance = comp, \Mult3|mult_core|romout[0][6]~9 , Mult3|mult_core|romout[0][6]~9, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14 , Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Add6~1 , Add6~1, project, 1
instance = comp, \Add6~2 , Add6~2, project, 1
instance = comp, \Add6~4 , Add6~4, project, 1
instance = comp, \Add6~6 , Add6~6, project, 1
instance = comp, \Add6~8 , Add6~8, project, 1
instance = comp, \Add6~10 , Add6~10, project, 1
instance = comp, \Add6~12 , Add6~12, project, 1
instance = comp, \Add6~14 , Add6~14, project, 1
instance = comp, \Add6~16 , Add6~16, project, 1
instance = comp, \Add6~18 , Add6~18, project, 1
instance = comp, \Add7~0 , Add7~0, project, 1
instance = comp, \Add7~2 , Add7~2, project, 1
instance = comp, \Add7~4 , Add7~4, project, 1
instance = comp, \Add7~6 , Add7~6, project, 1
instance = comp, \Add7~8 , Add7~8, project, 1
instance = comp, \Add7~10 , Add7~10, project, 1
instance = comp, \Add7~12 , Add7~12, project, 1
instance = comp, \Add7~14 , Add7~14, project, 1
instance = comp, \Add7~16 , Add7~16, project, 1
instance = comp, \Add7~18 , Add7~18, project, 1
instance = comp, \Add7~20 , Add7~20, project, 1
instance = comp, \Add7~22 , Add7~22, project, 1
instance = comp, \Mult3|mult_core|romout[0][5]~10 , Mult3|mult_core|romout[0][5]~10, project, 1
instance = comp, \Add8~0 , Add8~0, project, 1
instance = comp, \Add8~2 , Add8~2, project, 1
instance = comp, \Add8~4 , Add8~4, project, 1
instance = comp, \Add8~6 , Add8~6, project, 1
instance = comp, \Add8~8 , Add8~8, project, 1
instance = comp, \Add8~10 , Add8~10, project, 1
instance = comp, \Add8~12 , Add8~12, project, 1
instance = comp, \Add8~14 , Add8~14, project, 1
instance = comp, \Add8~16 , Add8~16, project, 1
instance = comp, \Add8~18 , Add8~18, project, 1
instance = comp, \Add8~20 , Add8~20, project, 1
instance = comp, \Add8~22 , Add8~22, project, 1
instance = comp, \Add22~0 , Add22~0, project, 1
instance = comp, \Add22~2 , Add22~2, project, 1
instance = comp, \Add22~4 , Add22~4, project, 1
instance = comp, \Add22~6 , Add22~6, project, 1
instance = comp, \Add22~8 , Add22~8, project, 1
instance = comp, \Mult5|mult_core|romout[1][9]~0 , Mult5|mult_core|romout[1][9]~0, project, 1
instance = comp, \Mult5|mult_core|romout[1][8]~1 , Mult5|mult_core|romout[1][8]~1, project, 1
instance = comp, \Mult5|mult_core|romout[1][7]~2 , Mult5|mult_core|romout[1][7]~2, project, 1
instance = comp, \Mult5|mult_core|romout[0][10]~4 , Mult5|mult_core|romout[0][10]~4, project, 1
instance = comp, \Mult5|mult_core|romout[1][6]~3 , Mult5|mult_core|romout[1][6]~3, project, 1
instance = comp, \Mult5|mult_core|romout[0][9]~6 , Mult5|mult_core|romout[0][9]~6, project, 1
instance = comp, \Mult5|mult_core|romout[1][5]~5 , Mult5|mult_core|romout[1][5]~5, project, 1
instance = comp, \Mult5|mult_core|romout[0][8]~7 , Mult5|mult_core|romout[0][8]~7, project, 1
instance = comp, \Mult5|mult_core|romout[0][7]~8 , Mult5|mult_core|romout[0][7]~8, project, 1
instance = comp, \Mult5|mult_core|romout[0][6]~9 , Mult5|mult_core|romout[0][6]~9, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14 , Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \Add22~10 , Add22~10, project, 1
instance = comp, \Add22~12 , Add22~12, project, 1
instance = comp, \Add22~14 , Add22~14, project, 1
instance = comp, \Mult5|mult_core|romout[2][5] , Mult5|mult_core|romout[2][5], project, 1
instance = comp, \Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Add15~0 , Add15~0, project, 1
instance = comp, \Add15~2 , Add15~2, project, 1
instance = comp, \Add15~4 , Add15~4, project, 1
instance = comp, \Add15~6 , Add15~6, project, 1
instance = comp, \Add15~8 , Add15~8, project, 1
instance = comp, \Add15~10 , Add15~10, project, 1
instance = comp, \Add15~12 , Add15~12, project, 1
instance = comp, \Add15~14 , Add15~14, project, 1
instance = comp, \Add15~16 , Add15~16, project, 1
instance = comp, \Add15~18 , Add15~18, project, 1
instance = comp, \Add15~20 , Add15~20, project, 1
instance = comp, \Add16~0 , Add16~0, project, 1
instance = comp, \Add16~2 , Add16~2, project, 1
instance = comp, \Add16~4 , Add16~4, project, 1
instance = comp, \Add16~6 , Add16~6, project, 1
instance = comp, \Add16~8 , Add16~8, project, 1
instance = comp, \Add16~10 , Add16~10, project, 1
instance = comp, \Add16~12 , Add16~12, project, 1
instance = comp, \Add16~14 , Add16~14, project, 1
instance = comp, \Add16~16 , Add16~16, project, 1
instance = comp, \Add16~18 , Add16~18, project, 1
instance = comp, \Add16~20 , Add16~20, project, 1
instance = comp, \Add16~22 , Add16~22, project, 1
instance = comp, \Mult5|mult_core|romout[0][5]~10 , Mult5|mult_core|romout[0][5]~10, project, 1
instance = comp, \Add17~0 , Add17~0, project, 1
instance = comp, \Add17~2 , Add17~2, project, 1
instance = comp, \Add17~4 , Add17~4, project, 1
instance = comp, \Add17~6 , Add17~6, project, 1
instance = comp, \Add17~8 , Add17~8, project, 1
instance = comp, \Add17~10 , Add17~10, project, 1
instance = comp, \Add17~12 , Add17~12, project, 1
instance = comp, \Add17~14 , Add17~14, project, 1
instance = comp, \Add17~16 , Add17~16, project, 1
instance = comp, \Add17~18 , Add17~18, project, 1
instance = comp, \Add17~20 , Add17~20, project, 1
instance = comp, \Add17~22 , Add17~22, project, 1
instance = comp, \vga1|vs~clkctrl , vga1|vs~clkctrl, project, 1
instance = comp, \p1|assi|Equal0~0 , p1|assi|Equal0~0, project, 1
instance = comp, \Equal1~0 , Equal1~0, project, 1
instance = comp, \p2_key[3]~6 , p2_key[3]~6, project, 1
instance = comp, \p2_key[2]~0 , p2_key[2]~0, project, 1
instance = comp, \p2_key[7]~2 , p2_key[7]~2, project, 1
instance = comp, \p2_key[4]~4 , p2_key[4]~4, project, 1
instance = comp, \p2|assi|Equal26~0 , p2|assi|Equal26~0, project, 1
instance = comp, \p2_key[5]~3 , p2_key[5]~3, project, 1
instance = comp, \p2_key[6]~7 , p2_key[6]~7, project, 1
instance = comp, \p2|assi|Equal26~1 , p2|assi|Equal26~1, project, 1
instance = comp, \p2_key[1]~5 , p2_key[1]~5, project, 1
instance = comp, \p2_key[0]~1 , p2_key[0]~1, project, 1
instance = comp, \p2|assi|always0~1 , p2|assi|always0~1, project, 1
instance = comp, \p2_key[17]~11 , p2_key[17]~11, project, 1
instance = comp, \p2_key[25]~12 , p2_key[25]~12, project, 1
instance = comp, \p2|assi|Equal29~6 , p2|assi|Equal29~6, project, 1
instance = comp, \p2|assi|Equal29~3 , p2|assi|Equal29~3, project, 1
instance = comp, \p2|assi|Equal29~23 , p2|assi|Equal29~23, project, 1
instance = comp, \p2|assi|Equal28~6 , p2|assi|Equal28~6, project, 1
instance = comp, \p2|assi|Equal28~3 , p2|assi|Equal28~3, project, 1
instance = comp, \p2|assi|Equal28~23 , p2|assi|Equal28~23, project, 1
instance = comp, \p2|assi|always0~2 , p2|assi|always0~2, project, 1
instance = comp, \p2|assi|Equal27~0 , p2|assi|Equal27~0, project, 1
instance = comp, \p2|assi|Equal35~0 , p2|assi|Equal35~0, project, 1
instance = comp, \p2|assi|Equal27~1 , p2|assi|Equal27~1, project, 1
instance = comp, \p2|assi|always0~0 , p2|assi|always0~0, project, 1
instance = comp, \p2|assi|always0~3 , p2|assi|always0~3, project, 1
instance = comp, \p2|assi|Equal30~1 , p2|assi|Equal30~1, project, 1
instance = comp, \p2|assi|Equal32~9 , p2|assi|Equal32~9, project, 1
instance = comp, \p2|assi|Equal32~6 , p2|assi|Equal32~6, project, 1
instance = comp, \p2|assi|Equal32~3 , p2|assi|Equal32~3, project, 1
instance = comp, \p2|assi|Equal32~23 , p2|assi|Equal32~23, project, 1
instance = comp, \p2|assi|Equal31~0 , p2|assi|Equal31~0, project, 1
instance = comp, \p2|assi|Equal33~0 , p2|assi|Equal33~0, project, 1
instance = comp, \p2|assi|Equal33~1 , p2|assi|Equal33~1, project, 1
instance = comp, \p2_key[24]~10 , p2_key[24]~10, project, 1
instance = comp, \p2|assi|Equal29~22 , p2|assi|Equal29~22, project, 1
instance = comp, \p2|assi|Equal33~2 , p2|assi|Equal33~2, project, 1
instance = comp, \p2|assi|keycode[0]~0 , p2|assi|keycode[0]~0, project, 1
instance = comp, \p2_key[28]~14 , p2_key[28]~14, project, 1
instance = comp, \p2_key[27]~13 , p2_key[27]~13, project, 1
instance = comp, \p2|assi|Equal37~1 , p2|assi|Equal37~1, project, 1
instance = comp, \p2|assi|Equal37~2 , p2|assi|Equal37~2, project, 1
instance = comp, \p2|assi|Equal37~0 , p2|assi|Equal37~0, project, 1
instance = comp, \p2|assi|Equal37~3 , p2|assi|Equal37~3, project, 1
instance = comp, \p2|Equal2~0 , p2|Equal2~0, project, 1
instance = comp, \p2|assi|Equal34~0 , p2|assi|Equal34~0, project, 1
instance = comp, \p2|assi|Equal35~1 , p2|assi|Equal35~1, project, 1
instance = comp, \p2|assi|Equal35~2 , p2|assi|Equal35~2, project, 1
instance = comp, \p2|assi|Equal35~3 , p2|assi|Equal35~3, project, 1
instance = comp, \p2|assi|Equal35~4 , p2|assi|Equal35~4, project, 1
instance = comp, \p2_key[19]~9 , p2_key[19]~9, project, 1
instance = comp, \p2|assi|Equal36~2 , p2|assi|Equal36~2, project, 1
instance = comp, \p2|assi|Equal36~3 , p2|assi|Equal36~3, project, 1
instance = comp, \p2|assi|Equal36~0 , p2|assi|Equal36~0, project, 1
instance = comp, \p2|assi|Equal36~1 , p2|assi|Equal36~1, project, 1
instance = comp, \p2|assi|keycode~2 , p2|assi|keycode~2, project, 1
instance = comp, \p2|assi|keycode~3 , p2|assi|keycode~3, project, 1
instance = comp, \p2|assi|keycode~4 , p2|assi|keycode~4, project, 1
instance = comp, \p2|assi|always0~4 , p2|assi|always0~4, project, 1
instance = comp, \p2|assi|always0~6 , p2|assi|always0~6, project, 1
instance = comp, \p2|assi|always0~5 , p2|assi|always0~5, project, 1
instance = comp, \p2|assi|always0~7 , p2|assi|always0~7, project, 1
instance = comp, \p2|assi|Equal42~0 , p2|assi|Equal42~0, project, 1
instance = comp, \p2|assi|Equal42~1 , p2|assi|Equal42~1, project, 1
instance = comp, \p2|assi|Equal42~2 , p2|assi|Equal42~2, project, 1
instance = comp, \p2|assi|Equal43~0 , p2|assi|Equal43~0, project, 1
instance = comp, \p2|assi|Equal43~1 , p2|assi|Equal43~1, project, 1
instance = comp, \p2|assi|Equal44~0 , p2|assi|Equal44~0, project, 1
instance = comp, \p2|assi|Equal44~1 , p2|assi|Equal44~1, project, 1
instance = comp, \p2|assi|always0~14 , p2|assi|always0~14, project, 1
instance = comp, \p2|assi|always0~8 , p2|assi|always0~8, project, 1
instance = comp, \p2_key[11]~15 , p2_key[11]~15, project, 1
instance = comp, \p2|assi|always0~9 , p2|assi|always0~9, project, 1
instance = comp, \p2|assi|Equal48~0 , p2|assi|Equal48~0, project, 1
instance = comp, \p2|assi|Equal46~0 , p2|assi|Equal46~0, project, 1
instance = comp, \p2_key[16]~8 , p2_key[16]~8, project, 1
instance = comp, \p2|assi|Equal28~22 , p2|assi|Equal28~22, project, 1
instance = comp, \p2|assi|always0~11 , p2|assi|always0~11, project, 1
instance = comp, \p2|assi|always0~12 , p2|assi|always0~12, project, 1
instance = comp, \p2|assi|Equal49~0 , p2|assi|Equal49~0, project, 1
instance = comp, \p2|assi|Equal49~1 , p2|assi|Equal49~1, project, 1
instance = comp, \p2|assi|always0~10 , p2|assi|always0~10, project, 1
instance = comp, \p2|assi|always0~13 , p2|assi|always0~13, project, 1
instance = comp, \p2|assi|Equal45~0 , p2|assi|Equal45~0, project, 1
instance = comp, \p2|assi|keycode[0]~6 , p2|assi|keycode[0]~6, project, 1
instance = comp, \p2|assi|keycode[0]~7 , p2|assi|keycode[0]~7, project, 1
instance = comp, \p2|assi|Equal30~0 , p2|assi|Equal30~0, project, 1
instance = comp, \p2|assi|keycode[0]~1 , p2|assi|keycode[0]~1, project, 1
instance = comp, \p2|assi|keycode[0]~16 , p2|assi|keycode[0]~16, project, 1
instance = comp, \p2|assi|keycode[0]~17 , p2|assi|keycode[0]~17, project, 1
instance = comp, \p2|assi|always0~15 , p2|assi|always0~15, project, 1
instance = comp, \p2|assi|keycode[2]~10 , p2|assi|keycode[2]~10, project, 1
instance = comp, \p2|Decoder0~1 , p2|Decoder0~1, project, 1
instance = comp, \p2|r1|Equal0~0 , p2|r1|Equal0~0, project, 1
instance = comp, \p2|r1|Equal0~1 , p2|r1|Equal0~1, project, 1
instance = comp, \p2|assi|keycode[2]~9 , p2|assi|keycode[2]~9, project, 1
instance = comp, \p2|r1|Equal0~2 , p2|r1|Equal0~2, project, 1
instance = comp, \p2|assi|keycode[1]~14 , p2|assi|keycode[1]~14, project, 1
instance = comp, \p2|assi|keycode[1]~15 , p2|assi|keycode[1]~15, project, 1
instance = comp, \p2|assi|keycode[4]~5 , p2|assi|keycode[4]~5, project, 1
instance = comp, \p2|assi|keycode[4]~8 , p2|assi|keycode[4]~8, project, 1
instance = comp, \p2|Decoder0~3 , p2|Decoder0~3, project, 1
instance = comp, \p2|Equal2~1 , p2|Equal2~1, project, 1
instance = comp, \p2|SizeX~0 , p2|SizeX~0, project, 1
instance = comp, \p2|kick~0 , p2|kick~0, project, 1
instance = comp, \p2|crouch , p2|crouch, project, 1
instance = comp, \p1|assi|Equal3~0 , p1|assi|Equal3~0, project, 1
instance = comp, \p1|assi|Equal11~1 , p1|assi|Equal11~1, project, 1
instance = comp, \p1|assi|Equal4~0 , p1|assi|Equal4~0, project, 1
instance = comp, \p1|assi|Equal12~1 , p1|assi|Equal12~1, project, 1
instance = comp, \p1|assi|Equal11~0 , p1|assi|Equal11~0, project, 1
instance = comp, \p1|assi|Equal12~0 , p1|assi|Equal12~0, project, 1
instance = comp, \p1|assi|keycode[4]~3 , p1|assi|keycode[4]~3, project, 1
instance = comp, \p1|assi|Equal13~0 , p1|assi|Equal13~0, project, 1
instance = comp, \p2h|Equal0~0 , p2h|Equal0~0, project, 1
instance = comp, \p2h|Equal0~1 , p2h|Equal0~1, project, 1
instance = comp, \p1|assi|keycode[4]~2 , p1|assi|keycode[4]~2, project, 1
instance = comp, \p1|assi|Equal5~0 , p1|assi|Equal5~0, project, 1
instance = comp, \p1|assi|Equal13~1 , p1|assi|Equal13~1, project, 1
instance = comp, \p1|assi|keycode[4]~4 , p1|assi|keycode[4]~4, project, 1
instance = comp, \p1|assi|Equal2~0 , p1|assi|Equal2~0, project, 1
instance = comp, \p1|assi|always0~0 , p1|assi|always0~0, project, 1
instance = comp, \p1|assi|Equal4~2 , p1|assi|Equal4~2, project, 1
instance = comp, \p1|assi|Equal4~1 , p1|assi|Equal4~1, project, 1
instance = comp, \p1|assi|Equal5~2 , p1|assi|Equal5~2, project, 1
instance = comp, \p1|assi|Equal5~1 , p1|assi|Equal5~1, project, 1
instance = comp, \p1|assi|always0~1 , p1|assi|always0~1, project, 1
instance = comp, \p1|assi|Equal3~2 , p1|assi|Equal3~2, project, 1
instance = comp, \p1|assi|Equal3~1 , p1|assi|Equal3~1, project, 1
instance = comp, \p1|assi|always0~2 , p1|assi|always0~2, project, 1
instance = comp, \p1|assi|Equal9~0 , p1|assi|Equal9~0, project, 1
instance = comp, \p1|assi|Equal9~1 , p1|assi|Equal9~1, project, 1
instance = comp, \p1|assi|Equal7~0 , p1|assi|Equal7~0, project, 1
instance = comp, \p1|assi|Equal8~0 , p1|assi|Equal8~0, project, 1
instance = comp, \p1|assi|Equal8~1 , p1|assi|Equal8~1, project, 1
instance = comp, \p1|assi|keycode[4]~0 , p1|assi|keycode[4]~0, project, 1
instance = comp, \p1|assi|Equal6~0 , p1|assi|Equal6~0, project, 1
instance = comp, \p1|assi|keycode[4]~1 , p1|assi|keycode[4]~1, project, 1
instance = comp, \p1|assi|keycode[0]~7 , p1|assi|keycode[0]~7, project, 1
instance = comp, \p1|assi|always0~4 , p1|assi|always0~4, project, 1
instance = comp, \p1|assi|Equal22~0 , p1|assi|Equal22~0, project, 1
instance = comp, \p1|assi|Equal22~1 , p1|assi|Equal22~1, project, 1
instance = comp, \p1|assi|always0~5 , p1|assi|always0~5, project, 1
instance = comp, \p1|assi|always0~6 , p1|assi|always0~6, project, 1
instance = comp, \p1|assi|Equal18~0 , p1|assi|Equal18~0, project, 1
instance = comp, \p1|assi|always0~7 , p1|assi|always0~7, project, 1
instance = comp, \p1|assi|Equal15~0 , p1|assi|Equal15~0, project, 1
instance = comp, \p1|assi|Equal15~1 , p1|assi|Equal15~1, project, 1
instance = comp, \p1|assi|Equal17~0 , p1|assi|Equal17~0, project, 1
instance = comp, \p1|assi|Equal14~0 , p1|assi|Equal14~0, project, 1
instance = comp, \p1|assi|Equal14~1 , p1|assi|Equal14~1, project, 1
instance = comp, \p1|assi|Equal16~0 , p1|assi|Equal16~0, project, 1
instance = comp, \p1|assi|always0~3 , p1|assi|always0~3, project, 1
instance = comp, \p1|assi|keycode[4]~5 , p1|assi|keycode[4]~5, project, 1
instance = comp, \p1|assi|keycode[4]~6 , p1|assi|keycode[4]~6, project, 1
instance = comp, \p1|assi|keycode[0]~8 , p1|assi|keycode[0]~8, project, 1
instance = comp, \p1|assi|keycode[2]~14 , p1|assi|keycode[2]~14, project, 1
instance = comp, \p1|assi|keycode[3]~17 , p1|assi|keycode[3]~17, project, 1
instance = comp, \p1|Decoder0~6 , p1|Decoder0~6, project, 1
instance = comp, \p1|Decoder0~2 , p1|Decoder0~2, project, 1
instance = comp, \p1|assi|keycode[1]~11 , p1|assi|keycode[1]~11, project, 1
instance = comp, \p1|assi|keycode[1]~12 , p1|assi|keycode[1]~12, project, 1
instance = comp, \p1|assi|keycode[1]~13 , p1|assi|keycode[1]~13, project, 1
instance = comp, \p1|assi|keycode[2]~15 , p1|assi|keycode[2]~15, project, 1
instance = comp, \p1|assi|keycode[2]~16 , p1|assi|keycode[2]~16, project, 1
instance = comp, \p1|assi|keycode[4]~9 , p1|assi|keycode[4]~9, project, 1
instance = comp, \p1|assi|keycode[4]~10 , p1|assi|keycode[4]~10, project, 1
instance = comp, \p1|Decoder0~3 , p1|Decoder0~3, project, 1
instance = comp, \p2h|Equal0~2 , p2h|Equal0~2, project, 1
instance = comp, \p2|assi|keycode[3]~12 , p2|assi|keycode[3]~12, project, 1
instance = comp, \p2|assi|keycode[3]~13 , p2|assi|keycode[3]~13, project, 1
instance = comp, \p2|assi|keycode[2]~11 , p2|assi|keycode[2]~11, project, 1
instance = comp, \p2|Decoder0~0 , p2|Decoder0~0, project, 1
instance = comp, \p2|Decoder0~2 , p2|Decoder0~2, project, 1
instance = comp, \p2|y_motion[1]~1 , p2|y_motion[1]~1, project, 1
instance = comp, \p2|y_motion[0] , p2|y_motion[0], project, 1
instance = comp, \p2|curY[0]~10 , p2|curY[0]~10, project, 1
instance = comp, \p2|curY[0] , p2|curY[0], project, 1
instance = comp, \p2|curY[1]~12 , p2|curY[1]~12, project, 1
instance = comp, \p2|curY[1] , p2|curY[1], project, 1
instance = comp, \p2|curY[2]~14 , p2|curY[2]~14, project, 1
instance = comp, \p2|curY[2] , p2|curY[2], project, 1
instance = comp, \p2|Add1~0 , p2|Add1~0, project, 1
instance = comp, \p2|Add1~2 , p2|Add1~2, project, 1
instance = comp, \p2|Add1~4 , p2|Add1~4, project, 1
instance = comp, \p2|Add1~6 , p2|Add1~6, project, 1
instance = comp, \p2|Add1~8 , p2|Add1~8, project, 1
instance = comp, \p2|Add1~10 , p2|Add1~10, project, 1
instance = comp, \p2|always1~6 , p2|always1~6, project, 1
instance = comp, \p2|y_motion~2 , p2|y_motion~2, project, 1
instance = comp, \p2|y_motion[2] , p2|y_motion[2], project, 1
instance = comp, \p2|curY[3]~16 , p2|curY[3]~16, project, 1
instance = comp, \p2|curY[3] , p2|curY[3], project, 1
instance = comp, \p2|curY[4]~18 , p2|curY[4]~18, project, 1
instance = comp, \p2|curY[5]~20 , p2|curY[5]~20, project, 1
instance = comp, \p2|curY[5] , p2|curY[5], project, 1
instance = comp, \p2|curY[6]~22 , p2|curY[6]~22, project, 1
instance = comp, \p2|curY[6] , p2|curY[6], project, 1
instance = comp, \p2|curY[7]~24 , p2|curY[7]~24, project, 1
instance = comp, \p2|curY[7] , p2|curY[7], project, 1
instance = comp, \p2|curY[8]~26 , p2|curY[8]~26, project, 1
instance = comp, \p2|curY[8] , p2|curY[8], project, 1
instance = comp, \p2|Add1~12 , p2|Add1~12, project, 1
instance = comp, \p2|Add1~14 , p2|Add1~14, project, 1
instance = comp, \p2|curY[9]~28 , p2|curY[9]~28, project, 1
instance = comp, \p2|curY[9] , p2|curY[9], project, 1
instance = comp, \p2|Add1~16 , p2|Add1~16, project, 1
instance = comp, \p2|Add1~18 , p2|Add1~18, project, 1
instance = comp, \p2|always1~7 , p2|always1~7, project, 1
instance = comp, \p2|y_motion~0 , p2|y_motion~0, project, 1
instance = comp, \p2|y_motion[1] , p2|y_motion[1], project, 1
instance = comp, \p2|curY[4] , p2|curY[4], project, 1
instance = comp, \p2|maxh~0 , p2|maxh~0, project, 1
instance = comp, \p2|maxh~1 , p2|maxh~1, project, 1
instance = comp, \p2|maxh~2 , p2|maxh~2, project, 1
instance = comp, \p2|maxh , p2|maxh, project, 1
instance = comp, \p2|jump~0 , p2|jump~0, project, 1
instance = comp, \p2|jump , p2|jump, project, 1
instance = comp, \p2|always1~5 , p2|always1~5, project, 1
instance = comp, \p2|always1~8 , p2|always1~8, project, 1
instance = comp, \p2|in_air~0 , p2|in_air~0, project, 1
instance = comp, \p2|in_air , p2|in_air, project, 1
instance = comp, \p2|punch~0 , p2|punch~0, project, 1
instance = comp, \p2|punch~1 , p2|punch~1, project, 1
instance = comp, \p2|punch , p2|punch, project, 1
instance = comp, \p2|kick~1 , p2|kick~1, project, 1
instance = comp, \p2|kick~2 , p2|kick~2, project, 1
instance = comp, \p2|kick~3 , p2|kick~3, project, 1
instance = comp, \p2|kick , p2|kick, project, 1
instance = comp, \p2_data|rom_add[15]~8 , p2_data|rom_add[15]~8, project, 1
instance = comp, \p1|maxh~0 , p1|maxh~0, project, 1
instance = comp, \p1|maxh~1 , p1|maxh~1, project, 1
instance = comp, \p1|maxh~2 , p1|maxh~2, project, 1
instance = comp, \p1|maxh , p1|maxh, project, 1
instance = comp, \p1|curY[0]~10 , p1|curY[0]~10, project, 1
instance = comp, \p1|curY[1]~12 , p1|curY[1]~12, project, 1
instance = comp, \p1|curY[1] , p1|curY[1], project, 1
instance = comp, \p1|Add1~0 , p1|Add1~0, project, 1
instance = comp, \p1|Add1~2 , p1|Add1~2, project, 1
instance = comp, \p1|Add1~4 , p1|Add1~4, project, 1
instance = comp, \p1|Add1~6 , p1|Add1~6, project, 1
instance = comp, \p1|Add1~8 , p1|Add1~8, project, 1
instance = comp, \p1|Add1~10 , p1|Add1~10, project, 1
instance = comp, \p1|always1~6 , p1|always1~6, project, 1
instance = comp, \p1|y_motion~2 , p1|y_motion~2, project, 1
instance = comp, \p1|y_motion[2] , p1|y_motion[2], project, 1
instance = comp, \p1|curY[2]~14 , p1|curY[2]~14, project, 1
instance = comp, \p1|curY[2] , p1|curY[2], project, 1
instance = comp, \p1|curY[3]~16 , p1|curY[3]~16, project, 1
instance = comp, \p1|curY[3] , p1|curY[3], project, 1
instance = comp, \p1|curY[4]~18 , p1|curY[4]~18, project, 1
instance = comp, \p1|curY[4] , p1|curY[4], project, 1
instance = comp, \p1|curY[5]~20 , p1|curY[5]~20, project, 1
instance = comp, \p1|curY[5] , p1|curY[5], project, 1
instance = comp, \p1|curY[6]~22 , p1|curY[6]~22, project, 1
instance = comp, \p1|curY[6] , p1|curY[6], project, 1
instance = comp, \p1|curY[7]~24 , p1|curY[7]~24, project, 1
instance = comp, \p1|curY[8]~26 , p1|curY[8]~26, project, 1
instance = comp, \p1|curY[8] , p1|curY[8], project, 1
instance = comp, \p1|curY[9]~28 , p1|curY[9]~28, project, 1
instance = comp, \p1|curY[9] , p1|curY[9], project, 1
instance = comp, \p1|Add1~12 , p1|Add1~12, project, 1
instance = comp, \p1|Add1~14 , p1|Add1~14, project, 1
instance = comp, \p1|Add1~16 , p1|Add1~16, project, 1
instance = comp, \p1|Add1~18 , p1|Add1~18, project, 1
instance = comp, \p1|always1~7 , p1|always1~7, project, 1
instance = comp, \p1|y_motion~0 , p1|y_motion~0, project, 1
instance = comp, \p1|y_motion[1] , p1|y_motion[1], project, 1
instance = comp, \p1|curY[7] , p1|curY[7], project, 1
instance = comp, \p1|Add5~0 , p1|Add5~0, project, 1
instance = comp, \p1|Add5~1 , p1|Add5~1, project, 1
instance = comp, \p1|LessThan19~1 , p1|LessThan19~1, project, 1
instance = comp, \p1|LessThan19~3 , p1|LessThan19~3, project, 1
instance = comp, \p1|LessThan19~5 , p1|LessThan19~5, project, 1
instance = comp, \p1|LessThan19~7 , p1|LessThan19~7, project, 1
instance = comp, \p1|LessThan19~9 , p1|LessThan19~9, project, 1
instance = comp, \p1|LessThan19~11 , p1|LessThan19~11, project, 1
instance = comp, \p1|LessThan19~13 , p1|LessThan19~13, project, 1
instance = comp, \p1|LessThan19~15 , p1|LessThan19~15, project, 1
instance = comp, \p1|LessThan19~17 , p1|LessThan19~17, project, 1
instance = comp, \p1|LessThan19~18 , p1|LessThan19~18, project, 1
instance = comp, \p1|Decoder0~4 , p1|Decoder0~4, project, 1
instance = comp, \p1|assi|keycode[3]~18 , p1|assi|keycode[3]~18, project, 1
instance = comp, \p1|Decoder0~5 , p1|Decoder0~5, project, 1
instance = comp, \p1|crouch , p1|crouch, project, 1
instance = comp, \p2|r1|Equal1~0 , p2|r1|Equal1~0, project, 1
instance = comp, \p2|Add9~18 , p2|Add9~18, project, 1
instance = comp, \p2|Add9~20 , p2|Add9~20, project, 1
instance = comp, \p2|knockback~0 , p2|knockback~0, project, 1
instance = comp, \p2|knockback , p2|knockback, project, 1
instance = comp, \p1|move_right~0 , p1|move_right~0, project, 1
instance = comp, \p1|SizeX[6]~0 , p1|SizeX[6]~0, project, 1
instance = comp, \p1|SizeX[6] , p1|SizeX[6], project, 1
instance = comp, \p1|kick~1 , p1|kick~1, project, 1
instance = comp, \p1|r1|Equal0~0 , p1|r1|Equal0~0, project, 1
instance = comp, \p1|r1|Equal1~0 , p1|r1|Equal1~0, project, 1
instance = comp, \p1|r1|Equal1~1 , p1|r1|Equal1~1, project, 1
instance = comp, \p2|SizeX[6]~1 , p2|SizeX[6]~1, project, 1
instance = comp, \p2|SizeX[6] , p2|SizeX[6], project, 1
instance = comp, \p2|Add10~16 , p2|Add10~16, project, 1
instance = comp, \p1|Add9~0 , p1|Add9~0, project, 1
instance = comp, \p1|Add6~12 , p1|Add6~12, project, 1
instance = comp, \p1|Add6~10 , p1|Add6~10, project, 1
instance = comp, \p1|Add6~8 , p1|Add6~8, project, 1
instance = comp, \p1|Add6~6 , p1|Add6~6, project, 1
instance = comp, \p1|curX[6]~5 , p1|curX[6]~5, project, 1
instance = comp, \p1|knockback~0 , p1|knockback~0, project, 1
instance = comp, \p1|knockback , p1|knockback, project, 1
instance = comp, \p1|Add7~0 , p1|Add7~0, project, 1
instance = comp, \p1|curX[6]~3 , p1|curX[6]~3, project, 1
instance = comp, \p1|Add6~0 , p1|Add6~0, project, 1
instance = comp, \p1|Add10~12 , p1|Add10~12, project, 1
instance = comp, \p1|Add10~14 , p1|Add10~14, project, 1
instance = comp, \p1|Add10~16 , p1|Add10~16, project, 1
instance = comp, \p1|Add10~18 , p1|Add10~18, project, 1
instance = comp, \p1|Add10~2 , p1|Add10~2, project, 1
instance = comp, \p1|Add10~4 , p1|Add10~4, project, 1
instance = comp, \p1|x_motion~6 , p1|x_motion~6, project, 1
instance = comp, \p1|Add6~2 , p1|Add6~2, project, 1
instance = comp, \p1|Add6~4 , p1|Add6~4, project, 1
instance = comp, \p2|curX[0]~25 , p2|curX[0]~25, project, 1
instance = comp, \p2|Add9~10 , p2|Add9~10, project, 1
instance = comp, \p2|Add9~12 , p2|Add9~12, project, 1
instance = comp, \p2|Add9~14 , p2|Add9~14, project, 1
instance = comp, \p2|Add9~16 , p2|Add9~16, project, 1
instance = comp, \p2|always1~18 , p2|always1~18, project, 1
instance = comp, \p2|Add6~0 , p2|Add6~0, project, 1
instance = comp, \p2|Add6~2 , p2|Add6~2, project, 1
instance = comp, \p2|Add6~4 , p2|Add6~4, project, 1
instance = comp, \p2|Add6~6 , p2|Add6~6, project, 1
instance = comp, \p2|Add6~8 , p2|Add6~8, project, 1
instance = comp, \p2|Add6~10 , p2|Add6~10, project, 1
instance = comp, \p2|Add6~12 , p2|Add6~12, project, 1
instance = comp, \p2|Add6~14 , p2|Add6~14, project, 1
instance = comp, \p2|Add9~8 , p2|Add9~8, project, 1
instance = comp, \p2|Add9~0 , p2|Add9~0, project, 1
instance = comp, \p2|Add9~2 , p2|Add9~2, project, 1
instance = comp, \p2|Add9~4 , p2|Add9~4, project, 1
instance = comp, \p2|LessThan8~1 , p2|LessThan8~1, project, 1
instance = comp, \p2|LessThan8~3 , p2|LessThan8~3, project, 1
instance = comp, \p2|LessThan8~5 , p2|LessThan8~5, project, 1
instance = comp, \p2|LessThan8~7 , p2|LessThan8~7, project, 1
instance = comp, \p2|LessThan8~9 , p2|LessThan8~9, project, 1
instance = comp, \p2|LessThan8~11 , p2|LessThan8~11, project, 1
instance = comp, \p2|LessThan8~13 , p2|LessThan8~13, project, 1
instance = comp, \p2|LessThan8~15 , p2|LessThan8~15, project, 1
instance = comp, \p2|LessThan8~17 , p2|LessThan8~17, project, 1
instance = comp, \p2|LessThan8~19 , p2|LessThan8~19, project, 1
instance = comp, \p2|LessThan8~20 , p2|LessThan8~20, project, 1
instance = comp, \p2|Add4~0 , p2|Add4~0, project, 1
instance = comp, \p2|Add4~2 , p2|Add4~2, project, 1
instance = comp, \p2|Add4~4 , p2|Add4~4, project, 1
instance = comp, \p2|Add4~6 , p2|Add4~6, project, 1
instance = comp, \p2|Add4~8 , p2|Add4~8, project, 1
instance = comp, \p2|Add4~10 , p2|Add4~10, project, 1
instance = comp, \p2|Add4~12 , p2|Add4~12, project, 1
instance = comp, \p2|LessThan15~1 , p2|LessThan15~1, project, 1
instance = comp, \p2|LessThan15~3 , p2|LessThan15~3, project, 1
instance = comp, \p2|LessThan15~5 , p2|LessThan15~5, project, 1
instance = comp, \p2|LessThan15~7 , p2|LessThan15~7, project, 1
instance = comp, \p2|LessThan15~9 , p2|LessThan15~9, project, 1
instance = comp, \p2|LessThan15~11 , p2|LessThan15~11, project, 1
instance = comp, \p2|LessThan15~13 , p2|LessThan15~13, project, 1
instance = comp, \p2|LessThan15~15 , p2|LessThan15~15, project, 1
instance = comp, \p2|LessThan15~17 , p2|LessThan15~17, project, 1
instance = comp, \p2|LessThan15~18 , p2|LessThan15~18, project, 1
instance = comp, \p2|LessThan7~1 , p2|LessThan7~1, project, 1
instance = comp, \p2|LessThan7~3 , p2|LessThan7~3, project, 1
instance = comp, \p2|LessThan7~5 , p2|LessThan7~5, project, 1
instance = comp, \p2|LessThan7~7 , p2|LessThan7~7, project, 1
instance = comp, \p2|LessThan7~9 , p2|LessThan7~9, project, 1
instance = comp, \p2|LessThan7~11 , p2|LessThan7~11, project, 1
instance = comp, \p2|LessThan7~13 , p2|LessThan7~13, project, 1
instance = comp, \p2|LessThan7~15 , p2|LessThan7~15, project, 1
instance = comp, \p2|LessThan7~17 , p2|LessThan7~17, project, 1
instance = comp, \p2|LessThan7~18 , p2|LessThan7~18, project, 1
instance = comp, \p2|always1~15 , p2|always1~15, project, 1
instance = comp, \p2|always1~16 , p2|always1~16, project, 1
instance = comp, \p2|LessThan24~0 , p2|LessThan24~0, project, 1
instance = comp, \p2|always1~17 , p2|always1~17, project, 1
instance = comp, \p2|dir~0 , p2|dir~0, project, 1
instance = comp, \p2|x_motion[0]~4 , p2|x_motion[0]~4, project, 1
instance = comp, \p2|Selector12~0 , p2|Selector12~0, project, 1
instance = comp, \p2|Selector12~1 , p2|Selector12~1, project, 1
instance = comp, \p2|Selector12~2 , p2|Selector12~2, project, 1
instance = comp, \p2|x_motion[0]~5 , p2|x_motion[0]~5, project, 1
instance = comp, \p2|x_motion[0] , p2|x_motion[0], project, 1
instance = comp, \p2|Add2~0 , p2|Add2~0, project, 1
instance = comp, \p2|Add10~0 , p2|Add10~0, project, 1
instance = comp, \p2|curX~28 , p2|curX~28, project, 1
instance = comp, \p2|curX~29 , p2|curX~29, project, 1
instance = comp, \p2|curX[0] , p2|curX[0], project, 1
instance = comp, \p1|LessThan23~1 , p1|LessThan23~1, project, 1
instance = comp, \p1|LessThan23~3 , p1|LessThan23~3, project, 1
instance = comp, \p1|LessThan23~5 , p1|LessThan23~5, project, 1
instance = comp, \p1|LessThan23~7 , p1|LessThan23~7, project, 1
instance = comp, \p1|LessThan23~9 , p1|LessThan23~9, project, 1
instance = comp, \p1|LessThan23~11 , p1|LessThan23~11, project, 1
instance = comp, \p1|LessThan23~13 , p1|LessThan23~13, project, 1
instance = comp, \p1|LessThan23~15 , p1|LessThan23~15, project, 1
instance = comp, \p1|LessThan23~17 , p1|LessThan23~17, project, 1
instance = comp, \p1|LessThan23~18 , p1|LessThan23~18, project, 1
instance = comp, \p1|Add9~16 , p1|Add9~16, project, 1
instance = comp, \p1|Add9~18 , p1|Add9~18, project, 1
instance = comp, \p1|Add9~20 , p1|Add9~20, project, 1
instance = comp, \p1|always1~15 , p1|always1~15, project, 1
instance = comp, \p1|always1~16 , p1|always1~16, project, 1
instance = comp, \p1|Add9~12 , p1|Add9~12, project, 1
instance = comp, \p1|always1~18 , p1|always1~18, project, 1
instance = comp, \p1|Add9~2 , p1|Add9~2, project, 1
instance = comp, \p1|Add9~10 , p1|Add9~10, project, 1
instance = comp, \p1|Add9~8 , p1|Add9~8, project, 1
instance = comp, \p1|LessThan24~0 , p1|LessThan24~0, project, 1
instance = comp, \p1|Add9~4 , p1|Add9~4, project, 1
instance = comp, \p1|Add9~6 , p1|Add9~6, project, 1
instance = comp, \p1|always1~17 , p1|always1~17, project, 1
instance = comp, \p1|dir~0 , p1|dir~0, project, 1
instance = comp, \p1|Add10~6 , p1|Add10~6, project, 1
instance = comp, \p1|Add10~8 , p1|Add10~8, project, 1
instance = comp, \p1|LessThan25~0 , p1|LessThan25~0, project, 1
instance = comp, \p1|LessThan25~1 , p1|LessThan25~1, project, 1
instance = comp, \p1|Add10~20 , p1|Add10~20, project, 1
instance = comp, \p1|LessThan25~2 , p1|LessThan25~2, project, 1
instance = comp, \p1|Add0~12 , p1|Add0~12, project, 1
instance = comp, \p1|Add0~14 , p1|Add0~14, project, 1
instance = comp, \p1|Add4~10 , p1|Add4~10, project, 1
instance = comp, \p1|Add4~8 , p1|Add4~8, project, 1
instance = comp, \p1|Add4~6 , p1|Add4~6, project, 1
instance = comp, \p1|Add4~4 , p1|Add4~4, project, 1
instance = comp, \p1|Add4~0 , p1|Add4~0, project, 1
instance = comp, \p1|Add4~2 , p1|Add4~2, project, 1
instance = comp, \p1|LessThan22~1 , p1|LessThan22~1, project, 1
instance = comp, \p1|LessThan22~3 , p1|LessThan22~3, project, 1
instance = comp, \p1|LessThan22~5 , p1|LessThan22~5, project, 1
instance = comp, \p1|LessThan22~7 , p1|LessThan22~7, project, 1
instance = comp, \p1|LessThan22~9 , p1|LessThan22~9, project, 1
instance = comp, \p1|LessThan22~11 , p1|LessThan22~11, project, 1
instance = comp, \p1|LessThan22~13 , p1|LessThan22~13, project, 1
instance = comp, \p1|LessThan22~15 , p1|LessThan22~15, project, 1
instance = comp, \p1|LessThan22~17 , p1|LessThan22~17, project, 1
instance = comp, \p1|LessThan22~18 , p1|LessThan22~18, project, 1
instance = comp, \p1|always1~13 , p1|always1~13, project, 1
instance = comp, \p1|always1~14 , p1|always1~14, project, 1
instance = comp, \p1|x_motion[0]~4 , p1|x_motion[0]~4, project, 1
instance = comp, \p1|Selector12~0 , p1|Selector12~0, project, 1
instance = comp, \p1|Selector12~1 , p1|Selector12~1, project, 1
instance = comp, \p1|x_motion[0]~5 , p1|x_motion[0]~5, project, 1
instance = comp, \p1|x_motion[1] , p1|x_motion[1], project, 1
instance = comp, \p1|x_motion[0]~feeder , p1|x_motion[0]~feeder, project, 1
instance = comp, \p1|x_motion[0] , p1|x_motion[0], project, 1
instance = comp, \p1|Add2~0 , p1|Add2~0, project, 1
instance = comp, \p1|Add2~2 , p1|Add2~2, project, 1
instance = comp, \p1|Add2~4 , p1|Add2~4, project, 1
instance = comp, \p1|curX~29 , p1|curX~29, project, 1
instance = comp, \p1|curX~30 , p1|curX~30, project, 1
instance = comp, \p1|curX[2] , p1|curX[2], project, 1
instance = comp, \p1|Add10~10 , p1|Add10~10, project, 1
instance = comp, \p1|Add0~0 , p1|Add0~0, project, 1
instance = comp, \p1|Add0~2 , p1|Add0~2, project, 1
instance = comp, \p1|Add0~4 , p1|Add0~4, project, 1
instance = comp, \p1|Add0~6 , p1|Add0~6, project, 1
instance = comp, \p1|Add0~8 , p1|Add0~8, project, 1
instance = comp, \p1|Add0~10 , p1|Add0~10, project, 1
instance = comp, \p1|Add10~0 , p1|Add10~0, project, 1
instance = comp, \p1|LessThan3~1 , p1|LessThan3~1, project, 1
instance = comp, \p1|LessThan3~3 , p1|LessThan3~3, project, 1
instance = comp, \p1|LessThan3~5 , p1|LessThan3~5, project, 1
instance = comp, \p1|LessThan3~7 , p1|LessThan3~7, project, 1
instance = comp, \p1|LessThan3~9 , p1|LessThan3~9, project, 1
instance = comp, \p1|LessThan3~11 , p1|LessThan3~11, project, 1
instance = comp, \p1|LessThan3~13 , p1|LessThan3~13, project, 1
instance = comp, \p1|LessThan3~15 , p1|LessThan3~15, project, 1
instance = comp, \p1|LessThan3~17 , p1|LessThan3~17, project, 1
instance = comp, \p1|LessThan3~18 , p1|LessThan3~18, project, 1
instance = comp, \p1|dir~1 , p1|dir~1, project, 1
instance = comp, \p1|always1~11 , p1|always1~11, project, 1
instance = comp, \p1|always1~12 , p1|always1~12, project, 1
instance = comp, \p1|move_right~1 , p1|move_right~1, project, 1
instance = comp, \p1|move_right~2 , p1|move_right~2, project, 1
instance = comp, \p1|move_right~3 , p1|move_right~3, project, 1
instance = comp, \p1|move_right , p1|move_right, project, 1
instance = comp, \p1|always1~9 , p1|always1~9, project, 1
instance = comp, \p1|always1~10 , p1|always1~10, project, 1
instance = comp, \p1|x_motion~2 , p1|x_motion~2, project, 1
instance = comp, \p1|x_motion~3 , p1|x_motion~3, project, 1
instance = comp, \p1|x_motion[2] , p1|x_motion[2], project, 1
instance = comp, \p1|Add2~6 , p1|Add2~6, project, 1
instance = comp, \p1|curX~25 , p1|curX~25, project, 1
instance = comp, \p1|curX~26 , p1|curX~26, project, 1
instance = comp, \p1|curX~27 , p1|curX~27, project, 1
instance = comp, \p1|curX[3] , p1|curX[3], project, 1
instance = comp, \p1|Add9~14 , p1|Add9~14, project, 1
instance = comp, \p1|LessThan24~1 , p1|LessThan24~1, project, 1
instance = comp, \p1|LessThan24~2 , p1|LessThan24~2, project, 1
instance = comp, \p1|LessThan24~3 , p1|LessThan24~3, project, 1
instance = comp, \p1|always1~2 , p1|always1~2, project, 1
instance = comp, \p1|Add7~2 , p1|Add7~2, project, 1
instance = comp, \p1|Add2~8 , p1|Add2~8, project, 1
instance = comp, \p1|curX~22 , p1|curX~22, project, 1
instance = comp, \p1|curX~23 , p1|curX~23, project, 1
instance = comp, \p1|curX~24 , p1|curX~24, project, 1
instance = comp, \p1|curX[4] , p1|curX[4], project, 1
instance = comp, \p1|Add4~12 , p1|Add4~12, project, 1
instance = comp, \p1|LessThan15~1 , p1|LessThan15~1, project, 1
instance = comp, \p1|LessThan15~3 , p1|LessThan15~3, project, 1
instance = comp, \p1|LessThan15~5 , p1|LessThan15~5, project, 1
instance = comp, \p1|LessThan15~7 , p1|LessThan15~7, project, 1
instance = comp, \p1|LessThan15~9 , p1|LessThan15~9, project, 1
instance = comp, \p1|LessThan15~11 , p1|LessThan15~11, project, 1
instance = comp, \p1|LessThan15~13 , p1|LessThan15~13, project, 1
instance = comp, \p1|LessThan15~15 , p1|LessThan15~15, project, 1
instance = comp, \p1|LessThan15~17 , p1|LessThan15~17, project, 1
instance = comp, \p1|LessThan15~18 , p1|LessThan15~18, project, 1
instance = comp, \p1|always1~0 , p1|always1~0, project, 1
instance = comp, \p1|always1~1 , p1|always1~1, project, 1
instance = comp, \p1|curX[6]~6 , p1|curX[6]~6, project, 1
instance = comp, \p1|curX[6]~7 , p1|curX[6]~7, project, 1
instance = comp, \p1|curX[6]~8 , p1|curX[6]~8, project, 1
instance = comp, \p1|curX[6]~4 , p1|curX[6]~4, project, 1
instance = comp, \p1|curX[6]~9 , p1|curX[6]~9, project, 1
instance = comp, \p1|Add7~4 , p1|Add7~4, project, 1
instance = comp, \p1|Add2~10 , p1|Add2~10, project, 1
instance = comp, \p1|curX~19 , p1|curX~19, project, 1
instance = comp, \p1|curX~20 , p1|curX~20, project, 1
instance = comp, \p1|curX~21 , p1|curX~21, project, 1
instance = comp, \p1|curX[5] , p1|curX[5], project, 1
instance = comp, \p1|Add2~12 , p1|Add2~12, project, 1
instance = comp, \p1|curX~16 , p1|curX~16, project, 1
instance = comp, \p1|Add7~6 , p1|Add7~6, project, 1
instance = comp, \p1|curX~17 , p1|curX~17, project, 1
instance = comp, \p1|curX~18 , p1|curX~18, project, 1
instance = comp, \p1|curX[6] , p1|curX[6], project, 1
instance = comp, \p1|LessThan18~1 , p1|LessThan18~1, project, 1
instance = comp, \p1|LessThan18~3 , p1|LessThan18~3, project, 1
instance = comp, \p1|LessThan18~5 , p1|LessThan18~5, project, 1
instance = comp, \p1|LessThan18~7 , p1|LessThan18~7, project, 1
instance = comp, \p1|LessThan18~9 , p1|LessThan18~9, project, 1
instance = comp, \p1|LessThan18~11 , p1|LessThan18~11, project, 1
instance = comp, \p1|LessThan18~13 , p1|LessThan18~13, project, 1
instance = comp, \p1|LessThan18~15 , p1|LessThan18~15, project, 1
instance = comp, \p1|LessThan18~17 , p1|LessThan18~17, project, 1
instance = comp, \p1|LessThan18~18 , p1|LessThan18~18, project, 1
instance = comp, \p1|curX~1 , p1|curX~1, project, 1
instance = comp, \p1|r1|State~67 , p1|r1|State~67, project, 1
instance = comp, \p1|r1|State.r_39 , p1|r1|State.r_39, project, 1
instance = comp, \p1|r1|State~68 , p1|r1|State~68, project, 1
instance = comp, \p1|r1|State.r_40 , p1|r1|State.r_40, project, 1
instance = comp, \p1|r1|State.r0 , p1|r1|State.r0, project, 1
instance = comp, \p1|r1|State~91 , p1|r1|State~91, project, 1
instance = comp, \p1|r1|State~92 , p1|r1|State~92, project, 1
instance = comp, \p1|r1|State.r1 , p1|r1|State.r1, project, 1
instance = comp, \p1|r1|State~93 , p1|r1|State~93, project, 1
instance = comp, \p1|r1|State.r_1 , p1|r1|State.r_1, project, 1
instance = comp, \p1|r1|State~94 , p1|r1|State~94, project, 1
instance = comp, \p1|r1|State.r_2 , p1|r1|State.r_2, project, 1
instance = comp, \p1|r1|State~95 , p1|r1|State~95, project, 1
instance = comp, \p1|r1|State.r_3 , p1|r1|State.r_3, project, 1
instance = comp, \p1|r1|WideOr46~0 , p1|r1|WideOr46~0, project, 1
instance = comp, \p1|r1|State~96 , p1|r1|State~96, project, 1
instance = comp, \p1|r1|State.r_4 , p1|r1|State.r_4, project, 1
instance = comp, \p1|r1|State~97 , p1|r1|State~97, project, 1
instance = comp, \p1|r1|State.r_5 , p1|r1|State.r_5, project, 1
instance = comp, \p1|r1|State~98 , p1|r1|State~98, project, 1
instance = comp, \p1|r1|State.r_6 , p1|r1|State.r_6, project, 1
instance = comp, \p1|r1|State~99 , p1|r1|State~99, project, 1
instance = comp, \p1|r1|State.r_7 , p1|r1|State.r_7, project, 1
instance = comp, \p1|r1|State~100 , p1|r1|State~100, project, 1
instance = comp, \p1|r1|State.r_8 , p1|r1|State.r_8, project, 1
instance = comp, \p1|r1|State~101 , p1|r1|State~101, project, 1
instance = comp, \p1|r1|State.r_9 , p1|r1|State.r_9, project, 1
instance = comp, \p1|r1|State~102 , p1|r1|State~102, project, 1
instance = comp, \p1|r1|State.r_10 , p1|r1|State.r_10, project, 1
instance = comp, \p1|r1|State~69 , p1|r1|State~69, project, 1
instance = comp, \p1|r1|State.r2 , p1|r1|State.r2, project, 1
instance = comp, \p1|r1|State~70 , p1|r1|State~70, project, 1
instance = comp, \p1|r1|State.r_11 , p1|r1|State.r_11, project, 1
instance = comp, \p1|r1|State~71 , p1|r1|State~71, project, 1
instance = comp, \p1|r1|State.r_12 , p1|r1|State.r_12, project, 1
instance = comp, \p1|r1|State~72 , p1|r1|State~72, project, 1
instance = comp, \p1|r1|State.r_13 , p1|r1|State.r_13, project, 1
instance = comp, \p1|r1|State~73 , p1|r1|State~73, project, 1
instance = comp, \p1|r1|State.r_14 , p1|r1|State.r_14, project, 1
instance = comp, \p1|r1|State~74 , p1|r1|State~74, project, 1
instance = comp, \p1|r1|State.r_15 , p1|r1|State.r_15, project, 1
instance = comp, \p1|r1|State~75 , p1|r1|State~75, project, 1
instance = comp, \p1|r1|State.r_16 , p1|r1|State.r_16, project, 1
instance = comp, \p1|r1|State~76 , p1|r1|State~76, project, 1
instance = comp, \p1|r1|State.r_17 , p1|r1|State.r_17, project, 1
instance = comp, \p1|r1|State~77 , p1|r1|State~77, project, 1
instance = comp, \p1|r1|State.r_18 , p1|r1|State.r_18, project, 1
instance = comp, \p1|r1|State~78 , p1|r1|State~78, project, 1
instance = comp, \p1|r1|State.r_19 , p1|r1|State.r_19, project, 1
instance = comp, \p1|r1|State~79 , p1|r1|State~79, project, 1
instance = comp, \p1|r1|State.r_20 , p1|r1|State.r_20, project, 1
instance = comp, \p1|r1|State~80 , p1|r1|State~80, project, 1
instance = comp, \p1|r1|State.r3 , p1|r1|State.r3, project, 1
instance = comp, \p1|r1|State~81 , p1|r1|State~81, project, 1
instance = comp, \p1|r1|State.r_21 , p1|r1|State.r_21, project, 1
instance = comp, \p1|r1|State~82 , p1|r1|State~82, project, 1
instance = comp, \p1|r1|State.r_22 , p1|r1|State.r_22, project, 1
instance = comp, \p1|r1|State~83 , p1|r1|State~83, project, 1
instance = comp, \p1|r1|State.r_23 , p1|r1|State.r_23, project, 1
instance = comp, \p1|r1|State~84 , p1|r1|State~84, project, 1
instance = comp, \p1|r1|State.r_24 , p1|r1|State.r_24, project, 1
instance = comp, \p1|r1|State~85 , p1|r1|State~85, project, 1
instance = comp, \p1|r1|State.r_25 , p1|r1|State.r_25, project, 1
instance = comp, \p1|r1|State~86 , p1|r1|State~86, project, 1
instance = comp, \p1|r1|State.r_26 , p1|r1|State.r_26, project, 1
instance = comp, \p1|r1|State~87 , p1|r1|State~87, project, 1
instance = comp, \p1|r1|State.r_27 , p1|r1|State.r_27, project, 1
instance = comp, \p1|r1|State~88 , p1|r1|State~88, project, 1
instance = comp, \p1|r1|State.r_28 , p1|r1|State.r_28, project, 1
instance = comp, \p1|r1|State~89 , p1|r1|State~89, project, 1
instance = comp, \p1|r1|State.r_29 , p1|r1|State.r_29, project, 1
instance = comp, \p1|r1|State~90 , p1|r1|State~90, project, 1
instance = comp, \p1|r1|State.r_30 , p1|r1|State.r_30, project, 1
instance = comp, \p1|r1|WideOr45~5 , p1|r1|WideOr45~5, project, 1
instance = comp, \p1|r1|WideOr45~3 , p1|r1|WideOr45~3, project, 1
instance = comp, \p1|r1|WideOr45~4 , p1|r1|WideOr45~4, project, 1
instance = comp, \p1|r1|WideOr45~6 , p1|r1|WideOr45~6, project, 1
instance = comp, \p1|r1|WideOr46~1 , p1|r1|WideOr46~1, project, 1
instance = comp, \p1|r1|WideOr46~2 , p1|r1|WideOr46~2, project, 1
instance = comp, \p1|r1|run_state~2 , p1|r1|run_state~2, project, 1
instance = comp, \p1|r1|run_state[0] , p1|r1|run_state[0], project, 1
instance = comp, \p1|r1|WideOr45~0 , p1|r1|WideOr45~0, project, 1
instance = comp, \p1|r1|WideOr45~1 , p1|r1|WideOr45~1, project, 1
instance = comp, \p1|r1|WideOr45~2 , p1|r1|WideOr45~2, project, 1
instance = comp, \p1|r1|run_state~1 , p1|r1|run_state~1, project, 1
instance = comp, \p1|r1|run_state[1] , p1|r1|run_state[1], project, 1
instance = comp, \p1_data|Equal4~0 , p1_data|Equal4~0, project, 1
instance = comp, \p1|jump~0 , p1|jump~0, project, 1
instance = comp, \p1|jump , p1|jump, project, 1
instance = comp, \p2|Equal11~0 , p2|Equal11~0, project, 1
instance = comp, \p1|curX~0 , p1|curX~0, project, 1
instance = comp, \p1|curX~2 , p1|curX~2, project, 1
instance = comp, \p1|curX[0]~28 , p1|curX[0]~28, project, 1
instance = comp, \p1|curX~34 , p1|curX~34, project, 1
instance = comp, \p1|curX~35 , p1|curX~35, project, 1
instance = comp, \p1|curX[0] , p1|curX[0], project, 1
instance = comp, \p1|curX~32 , p1|curX~32, project, 1
instance = comp, \p1|curX~31 , p1|curX~31, project, 1
instance = comp, \p1|curX~33 , p1|curX~33, project, 1
instance = comp, \p1|curX[1] , p1|curX[1], project, 1
instance = comp, \p2|x_motion~6 , p2|x_motion~6, project, 1
instance = comp, \p2|x_motion[1] , p2|x_motion[1], project, 1
instance = comp, \p2|Add2~2 , p2|Add2~2, project, 1
instance = comp, \p2|Add10~2 , p2|Add10~2, project, 1
instance = comp, \p2|curX~26 , p2|curX~26, project, 1
instance = comp, \p2|curX~27 , p2|curX~27, project, 1
instance = comp, \p2|curX[1] , p2|curX[1], project, 1
instance = comp, \p2|Add10~4 , p2|Add10~4, project, 1
instance = comp, \p2|Add10~6 , p2|Add10~6, project, 1
instance = comp, \p2|Add10~8 , p2|Add10~8, project, 1
instance = comp, \p2|Add10~10 , p2|Add10~10, project, 1
instance = comp, \p2|Add10~12 , p2|Add10~12, project, 1
instance = comp, \p2|Add10~14 , p2|Add10~14, project, 1
instance = comp, \p2|Add0~0 , p2|Add0~0, project, 1
instance = comp, \p2|Add0~2 , p2|Add0~2, project, 1
instance = comp, \p2|Add0~4 , p2|Add0~4, project, 1
instance = comp, \p2|Add0~6 , p2|Add0~6, project, 1
instance = comp, \p2|Add0~8 , p2|Add0~8, project, 1
instance = comp, \p2|Add0~10 , p2|Add0~10, project, 1
instance = comp, \p2|Add0~12 , p2|Add0~12, project, 1
instance = comp, \p2|LessThan3~1 , p2|LessThan3~1, project, 1
instance = comp, \p2|LessThan3~3 , p2|LessThan3~3, project, 1
instance = comp, \p2|LessThan3~5 , p2|LessThan3~5, project, 1
instance = comp, \p2|LessThan3~7 , p2|LessThan3~7, project, 1
instance = comp, \p2|LessThan3~9 , p2|LessThan3~9, project, 1
instance = comp, \p2|LessThan3~11 , p2|LessThan3~11, project, 1
instance = comp, \p2|LessThan3~13 , p2|LessThan3~13, project, 1
instance = comp, \p2|LessThan3~15 , p2|LessThan3~15, project, 1
instance = comp, \p2|LessThan3~17 , p2|LessThan3~17, project, 1
instance = comp, \p2|LessThan3~18 , p2|LessThan3~18, project, 1
instance = comp, \p2|move_right~0 , p2|move_right~0, project, 1
instance = comp, \p2|always1~11 , p2|always1~11, project, 1
instance = comp, \p2|always1~12 , p2|always1~12, project, 1
instance = comp, \p2|dir~3 , p2|dir~3, project, 1
instance = comp, \p2|dir~2 , p2|dir~2, project, 1
instance = comp, \p2|dir~4 , p2|dir~4, project, 1
instance = comp, \p2|move_right~1 , p2|move_right~1, project, 1
instance = comp, \p2|move_right~2 , p2|move_right~2, project, 1
instance = comp, \p2|move_right , p2|move_right, project, 1
instance = comp, \p2|always1~9 , p2|always1~9, project, 1
instance = comp, \p2|Add10~18 , p2|Add10~18, project, 1
instance = comp, \p2|Add10~20 , p2|Add10~20, project, 1
instance = comp, \p2|Add0~14 , p2|Add0~14, project, 1
instance = comp, \p2|always1~10 , p2|always1~10, project, 1
instance = comp, \p2|x_motion~2 , p2|x_motion~2, project, 1
instance = comp, \p2|x_motion~3 , p2|x_motion~3, project, 1
instance = comp, \p2|x_motion[2] , p2|x_motion[2], project, 1
instance = comp, \p2|Add2~4 , p2|Add2~4, project, 1
instance = comp, \p2|curX~23 , p2|curX~23, project, 1
instance = comp, \p2|curX~22 , p2|curX~22, project, 1
instance = comp, \p2|curX~24 , p2|curX~24, project, 1
instance = comp, \p2|curX[2] , p2|curX[2], project, 1
instance = comp, \p2|Add9~6 , p2|Add9~6, project, 1
instance = comp, \p2|Add7~0 , p2|Add7~0, project, 1
instance = comp, \p2|Add2~6 , p2|Add2~6, project, 1
instance = comp, \p2|curX~19 , p2|curX~19, project, 1
instance = comp, \p2|curX~20 , p2|curX~20, project, 1
instance = comp, \p2|curX~21 , p2|curX~21, project, 1
instance = comp, \p2|curX[3] , p2|curX[3], project, 1
instance = comp, \p2|Add2~8 , p2|Add2~8, project, 1
instance = comp, \p2|Add2~10 , p2|Add2~10, project, 1
instance = comp, \p2|curX~13 , p2|curX~13, project, 1
instance = comp, \p2|Add7~2 , p2|Add7~2, project, 1
instance = comp, \p2|Add7~4 , p2|Add7~4, project, 1
instance = comp, \p2|curX~14 , p2|curX~14, project, 1
instance = comp, \p2|curX~15 , p2|curX~15, project, 1
instance = comp, \p2|curX[5] , p2|curX[5], project, 1
instance = comp, \p1|Add6~14 , p1|Add6~14, project, 1
instance = comp, \p1|LessThan8~1 , p1|LessThan8~1, project, 1
instance = comp, \p1|LessThan8~3 , p1|LessThan8~3, project, 1
instance = comp, \p1|LessThan8~5 , p1|LessThan8~5, project, 1
instance = comp, \p1|LessThan8~7 , p1|LessThan8~7, project, 1
instance = comp, \p1|LessThan8~9 , p1|LessThan8~9, project, 1
instance = comp, \p1|LessThan8~11 , p1|LessThan8~11, project, 1
instance = comp, \p1|LessThan8~13 , p1|LessThan8~13, project, 1
instance = comp, \p1|LessThan8~15 , p1|LessThan8~15, project, 1
instance = comp, \p1|LessThan8~17 , p1|LessThan8~17, project, 1
instance = comp, \p1|LessThan8~19 , p1|LessThan8~19, project, 1
instance = comp, \p1|LessThan8~20 , p1|LessThan8~20, project, 1
instance = comp, \p1|x_motion~0 , p1|x_motion~0, project, 1
instance = comp, \p1|x_motion~1 , p1|x_motion~1, project, 1
instance = comp, \p1|move_right~4 , p1|move_right~4, project, 1
instance = comp, \p1|move_left~0 , p1|move_left~0, project, 1
instance = comp, \p1|move_left , p1|move_left, project, 1
instance = comp, \p1|r1|State~57 , p1|r1|State~57, project, 1
instance = comp, \p1|r1|State~58 , p1|r1|State~58, project, 1
instance = comp, \p1|r1|State.r4 , p1|r1|State.r4, project, 1
instance = comp, \p1|r1|State~59 , p1|r1|State~59, project, 1
instance = comp, \p1|r1|State.r_31 , p1|r1|State.r_31, project, 1
instance = comp, \p1|r1|State~60 , p1|r1|State~60, project, 1
instance = comp, \p1|r1|State.r_32 , p1|r1|State.r_32, project, 1
instance = comp, \p1|r1|State~61 , p1|r1|State~61, project, 1
instance = comp, \p1|r1|State.r_33 , p1|r1|State.r_33, project, 1
instance = comp, \p1|r1|State~62 , p1|r1|State~62, project, 1
instance = comp, \p1|r1|State.r_34 , p1|r1|State.r_34, project, 1
instance = comp, \p1|r1|State~63 , p1|r1|State~63, project, 1
instance = comp, \p1|r1|State.r_35 , p1|r1|State.r_35, project, 1
instance = comp, \p1|r1|State~64 , p1|r1|State~64, project, 1
instance = comp, \p1|r1|State.r_36 , p1|r1|State.r_36, project, 1
instance = comp, \p1|r1|State~65 , p1|r1|State~65, project, 1
instance = comp, \p1|r1|State.r_37 , p1|r1|State.r_37, project, 1
instance = comp, \p1|r1|State~66 , p1|r1|State~66, project, 1
instance = comp, \p1|r1|State.r_38 , p1|r1|State.r_38, project, 1
instance = comp, \p1|r1|WideOr44~2 , p1|r1|WideOr44~2, project, 1
instance = comp, \p1|r1|WideOr44~1 , p1|r1|WideOr44~1, project, 1
instance = comp, \p1|r1|WideOr44~0 , p1|r1|WideOr44~0, project, 1
instance = comp, \p1|r1|run_state~0 , p1|r1|run_state~0, project, 1
instance = comp, \p1|r1|run_state[2] , p1|r1|run_state[2], project, 1
instance = comp, \p1_data|rom_add[0]~9 , p1_data|rom_add[0]~9, project, 1
instance = comp, \p1|punch~0 , p1|punch~0, project, 1
instance = comp, \p1|punch~1 , p1|punch~1, project, 1
instance = comp, \p1|punch , p1|punch, project, 1
instance = comp, \p1|always0~2 , p1|always0~2, project, 1
instance = comp, \p1|SizeX[3] , p1|SizeX[3], project, 1
instance = comp, \p1|Add7~8 , p1|Add7~8, project, 1
instance = comp, \p1|Add2~14 , p1|Add2~14, project, 1
instance = comp, \p1|curX~13 , p1|curX~13, project, 1
instance = comp, \p1|curX~14 , p1|curX~14, project, 1
instance = comp, \p1|curX~15 , p1|curX~15, project, 1
instance = comp, \p1|curX[7] , p1|curX[7], project, 1
instance = comp, \p1|Add2~16 , p1|Add2~16, project, 1
instance = comp, \p1|curX~10 , p1|curX~10, project, 1
instance = comp, \p1|Add7~10 , p1|Add7~10, project, 1
instance = comp, \p1|curX~11 , p1|curX~11, project, 1
instance = comp, \p1|curX~12 , p1|curX~12, project, 1
instance = comp, \p1|curX[8] , p1|curX[8], project, 1
instance = comp, \p2|LessThan17~1 , p2|LessThan17~1, project, 1
instance = comp, \p2|LessThan17~3 , p2|LessThan17~3, project, 1
instance = comp, \p2|LessThan17~5 , p2|LessThan17~5, project, 1
instance = comp, \p2|LessThan17~7 , p2|LessThan17~7, project, 1
instance = comp, \p2|LessThan17~9 , p2|LessThan17~9, project, 1
instance = comp, \p2|LessThan17~11 , p2|LessThan17~11, project, 1
instance = comp, \p2|LessThan17~13 , p2|LessThan17~13, project, 1
instance = comp, \p2|LessThan17~15 , p2|LessThan17~15, project, 1
instance = comp, \p2|LessThan17~17 , p2|LessThan17~17, project, 1
instance = comp, \p2|LessThan17~18 , p2|LessThan17~18, project, 1
instance = comp, \p1|dir~2 , p1|dir~2, project, 1
instance = comp, \p1|dir~3 , p1|dir~3, project, 1
instance = comp, \p1|dir , p1|dir, project, 1
instance = comp, \p1|Add7~12 , p1|Add7~12, project, 1
instance = comp, \p1|Add2~18 , p1|Add2~18, project, 1
instance = comp, \p1|curX~36 , p1|curX~36, project, 1
instance = comp, \p1|curX~37 , p1|curX~37, project, 1
instance = comp, \p1|curX~38 , p1|curX~38, project, 1
instance = comp, \p1|curX[9]~feeder , p1|curX[9]~feeder, project, 1
instance = comp, \p1|curX[9] , p1|curX[9], project, 1
instance = comp, \p2|LessThan18~1 , p2|LessThan18~1, project, 1
instance = comp, \p2|LessThan18~3 , p2|LessThan18~3, project, 1
instance = comp, \p2|LessThan18~5 , p2|LessThan18~5, project, 1
instance = comp, \p2|LessThan18~7 , p2|LessThan18~7, project, 1
instance = comp, \p2|LessThan18~9 , p2|LessThan18~9, project, 1
instance = comp, \p2|LessThan18~11 , p2|LessThan18~11, project, 1
instance = comp, \p2|LessThan18~13 , p2|LessThan18~13, project, 1
instance = comp, \p2|LessThan18~15 , p2|LessThan18~15, project, 1
instance = comp, \p2|LessThan18~17 , p2|LessThan18~17, project, 1
instance = comp, \p2|LessThan18~18 , p2|LessThan18~18, project, 1
instance = comp, \p2|LessThan2~1 , p2|LessThan2~1, project, 1
instance = comp, \p2|LessThan2~3 , p2|LessThan2~3, project, 1
instance = comp, \p2|LessThan2~5 , p2|LessThan2~5, project, 1
instance = comp, \p2|LessThan2~7 , p2|LessThan2~7, project, 1
instance = comp, \p2|LessThan2~9 , p2|LessThan2~9, project, 1
instance = comp, \p2|LessThan2~11 , p2|LessThan2~11, project, 1
instance = comp, \p2|LessThan2~13 , p2|LessThan2~13, project, 1
instance = comp, \p2|LessThan2~15 , p2|LessThan2~15, project, 1
instance = comp, \p2|LessThan2~17 , p2|LessThan2~17, project, 1
instance = comp, \p2|LessThan2~18 , p2|LessThan2~18, project, 1
instance = comp, \p2|always1~13 , p2|always1~13, project, 1
instance = comp, \p2|always1~14 , p2|always1~14, project, 1
instance = comp, \p2|dir~1 , p2|dir~1, project, 1
instance = comp, \p2|r1|Equal0~3 , p2|r1|Equal0~3, project, 1
instance = comp, \p2|r1|State~63 , p2|r1|State~63, project, 1
instance = comp, \p2|r1|State.r_35 , p2|r1|State.r_35, project, 1
instance = comp, \p2|r1|State~64 , p2|r1|State~64, project, 1
instance = comp, \p2|r1|State.r_36 , p2|r1|State.r_36, project, 1
instance = comp, \p2|r1|State~65 , p2|r1|State~65, project, 1
instance = comp, \p2|r1|State.r_37 , p2|r1|State.r_37, project, 1
instance = comp, \p2|r1|State~66 , p2|r1|State~66, project, 1
instance = comp, \p2|r1|State.r_38 , p2|r1|State.r_38, project, 1
instance = comp, \p2|r1|State~67 , p2|r1|State~67, project, 1
instance = comp, \p2|r1|State.r_39 , p2|r1|State.r_39, project, 1
instance = comp, \p2|r1|State~68 , p2|r1|State~68, project, 1
instance = comp, \p2|r1|State.r_40 , p2|r1|State.r_40, project, 1
instance = comp, \p2|r1|State.r0 , p2|r1|State.r0, project, 1
instance = comp, \p2|r1|State~91 , p2|r1|State~91, project, 1
instance = comp, \p2|r1|State~92 , p2|r1|State~92, project, 1
instance = comp, \p2|r1|State.r1 , p2|r1|State.r1, project, 1
instance = comp, \p2|r1|State~93 , p2|r1|State~93, project, 1
instance = comp, \p2|r1|State.r_1 , p2|r1|State.r_1, project, 1
instance = comp, \p2|r1|State~94 , p2|r1|State~94, project, 1
instance = comp, \p2|r1|State.r_2 , p2|r1|State.r_2, project, 1
instance = comp, \p2|r1|State~95 , p2|r1|State~95, project, 1
instance = comp, \p2|r1|State.r_3 , p2|r1|State.r_3, project, 1
instance = comp, \p2|r1|State~96 , p2|r1|State~96, project, 1
instance = comp, \p2|r1|State.r_4 , p2|r1|State.r_4, project, 1
instance = comp, \p2|r1|State~97 , p2|r1|State~97, project, 1
instance = comp, \p2|r1|State.r_5 , p2|r1|State.r_5, project, 1
instance = comp, \p2|r1|State~98 , p2|r1|State~98, project, 1
instance = comp, \p2|r1|State.r_6 , p2|r1|State.r_6, project, 1
instance = comp, \p2|r1|State~99 , p2|r1|State~99, project, 1
instance = comp, \p2|r1|State.r_7 , p2|r1|State.r_7, project, 1
instance = comp, \p2|r1|State~100 , p2|r1|State~100, project, 1
instance = comp, \p2|r1|State.r_8 , p2|r1|State.r_8, project, 1
instance = comp, \p2|r1|State~101 , p2|r1|State~101, project, 1
instance = comp, \p2|r1|State.r_9 , p2|r1|State.r_9, project, 1
instance = comp, \p2|r1|State~102 , p2|r1|State~102, project, 1
instance = comp, \p2|r1|State.r_10 , p2|r1|State.r_10, project, 1
instance = comp, \p2|r1|State~69 , p2|r1|State~69, project, 1
instance = comp, \p2|r1|State.r2 , p2|r1|State.r2, project, 1
instance = comp, \p2|r1|State~70 , p2|r1|State~70, project, 1
instance = comp, \p2|r1|State.r_11 , p2|r1|State.r_11, project, 1
instance = comp, \p2|r1|State~71 , p2|r1|State~71, project, 1
instance = comp, \p2|r1|State.r_12 , p2|r1|State.r_12, project, 1
instance = comp, \p2|r1|State~72 , p2|r1|State~72, project, 1
instance = comp, \p2|r1|State.r_13 , p2|r1|State.r_13, project, 1
instance = comp, \p2|r1|State~73 , p2|r1|State~73, project, 1
instance = comp, \p2|r1|State.r_14 , p2|r1|State.r_14, project, 1
instance = comp, \p2|r1|State~74 , p2|r1|State~74, project, 1
instance = comp, \p2|r1|State.r_15 , p2|r1|State.r_15, project, 1
instance = comp, \p2|r1|State~75 , p2|r1|State~75, project, 1
instance = comp, \p2|r1|State.r_16 , p2|r1|State.r_16, project, 1
instance = comp, \p2|r1|State~76 , p2|r1|State~76, project, 1
instance = comp, \p2|r1|State.r_17 , p2|r1|State.r_17, project, 1
instance = comp, \p2|r1|State~77 , p2|r1|State~77, project, 1
instance = comp, \p2|r1|State.r_18 , p2|r1|State.r_18, project, 1
instance = comp, \p2|r1|State~78 , p2|r1|State~78, project, 1
instance = comp, \p2|r1|State.r_19 , p2|r1|State.r_19, project, 1
instance = comp, \p2|r1|State~79 , p2|r1|State~79, project, 1
instance = comp, \p2|r1|State.r_20 , p2|r1|State.r_20, project, 1
instance = comp, \p2|r1|State~80 , p2|r1|State~80, project, 1
instance = comp, \p2|r1|State.r3 , p2|r1|State.r3, project, 1
instance = comp, \p2|r1|State~81 , p2|r1|State~81, project, 1
instance = comp, \p2|r1|State.r_21 , p2|r1|State.r_21, project, 1
instance = comp, \p2|r1|State~82 , p2|r1|State~82, project, 1
instance = comp, \p2|r1|State.r_22 , p2|r1|State.r_22, project, 1
instance = comp, \p2|r1|State~83 , p2|r1|State~83, project, 1
instance = comp, \p2|r1|State.r_23 , p2|r1|State.r_23, project, 1
instance = comp, \p2|r1|State~84 , p2|r1|State~84, project, 1
instance = comp, \p2|r1|State.r_24 , p2|r1|State.r_24, project, 1
instance = comp, \p2|r1|State~85 , p2|r1|State~85, project, 1
instance = comp, \p2|r1|State.r_25 , p2|r1|State.r_25, project, 1
instance = comp, \p2|r1|State~86 , p2|r1|State~86, project, 1
instance = comp, \p2|r1|State.r_26 , p2|r1|State.r_26, project, 1
instance = comp, \p2|r1|State~87 , p2|r1|State~87, project, 1
instance = comp, \p2|r1|State.r_27 , p2|r1|State.r_27, project, 1
instance = comp, \p2|r1|State~88 , p2|r1|State~88, project, 1
instance = comp, \p2|r1|State.r_28 , p2|r1|State.r_28, project, 1
instance = comp, \p2|r1|State~89 , p2|r1|State~89, project, 1
instance = comp, \p2|r1|State.r_29 , p2|r1|State.r_29, project, 1
instance = comp, \p2|r1|State~90 , p2|r1|State~90, project, 1
instance = comp, \p2|r1|State.r_30 , p2|r1|State.r_30, project, 1
instance = comp, \p2|r1|WideOr45~5 , p2|r1|WideOr45~5, project, 1
instance = comp, \p2|r1|WideOr45~3 , p2|r1|WideOr45~3, project, 1
instance = comp, \p2|r1|WideOr45~4 , p2|r1|WideOr45~4, project, 1
instance = comp, \p2|r1|WideOr45~6 , p2|r1|WideOr45~6, project, 1
instance = comp, \p2|r1|WideOr46~1 , p2|r1|WideOr46~1, project, 1
instance = comp, \p2|r1|WideOr46~2 , p2|r1|WideOr46~2, project, 1
instance = comp, \p2|r1|WideOr46~0 , p2|r1|WideOr46~0, project, 1
instance = comp, \p2|r1|run_state~2 , p2|r1|run_state~2, project, 1
instance = comp, \p2|r1|run_state[0] , p2|r1|run_state[0], project, 1
instance = comp, \p2|r1|WideOr45~0 , p2|r1|WideOr45~0, project, 1
instance = comp, \p2|r1|WideOr45~1 , p2|r1|WideOr45~1, project, 1
instance = comp, \p2|r1|WideOr45~2 , p2|r1|WideOr45~2, project, 1
instance = comp, \p2|r1|run_state~1 , p2|r1|run_state~1, project, 1
instance = comp, \p2|r1|run_state[1] , p2|r1|run_state[1], project, 1
instance = comp, \p2_data|Equal4~0 , p2_data|Equal4~0, project, 1
instance = comp, \p2|dir~5 , p2|dir~5, project, 1
instance = comp, \p2|dir~6 , p2|dir~6, project, 1
instance = comp, \p2|dir , p2|dir, project, 1
instance = comp, \p2|curX~16 , p2|curX~16, project, 1
instance = comp, \p2|curX~17 , p2|curX~17, project, 1
instance = comp, \p2|curX~18 , p2|curX~18, project, 1
instance = comp, \p2|curX[4] , p2|curX[4], project, 1
instance = comp, \p2|curX[9]~6 , p2|curX[9]~6, project, 1
instance = comp, \p2|curX[9]~7 , p2|curX[9]~7, project, 1
instance = comp, \p2|curX[9]~5 , p2|curX[9]~5, project, 1
instance = comp, \p2|always1~0 , p2|always1~0, project, 1
instance = comp, \p2|always1~1 , p2|always1~1, project, 1
instance = comp, \p2|curX[9]~8 , p2|curX[9]~8, project, 1
instance = comp, \p2|curX[9]~4 , p2|curX[9]~4, project, 1
instance = comp, \p2|curX[9]~9 , p2|curX[9]~9, project, 1
instance = comp, \p2|Add2~12 , p2|Add2~12, project, 1
instance = comp, \p2|Add2~14 , p2|Add2~14, project, 1
instance = comp, \p2|curX~30 , p2|curX~30, project, 1
instance = comp, \p2|Add7~6 , p2|Add7~6, project, 1
instance = comp, \p2|Add7~8 , p2|Add7~8, project, 1
instance = comp, \p2|curX~31 , p2|curX~31, project, 1
instance = comp, \p2|curX~32 , p2|curX~32, project, 1
instance = comp, \p2|curX[7] , p2|curX[7], project, 1
instance = comp, \p2|LessThan25~0 , p2|LessThan25~0, project, 1
instance = comp, \p2|LessThan25~1 , p2|LessThan25~1, project, 1
instance = comp, \p2|LessThan25~2 , p2|LessThan25~2, project, 1
instance = comp, \p2|always1~2 , p2|always1~2, project, 1
instance = comp, \p2|curX~10 , p2|curX~10, project, 1
instance = comp, \p2|curX~11 , p2|curX~11, project, 1
instance = comp, \p2|curX~12 , p2|curX~12, project, 1
instance = comp, \p2|curX[6] , p2|curX[6], project, 1
instance = comp, \p2|LessThan24~1 , p2|LessThan24~1, project, 1
instance = comp, \p2|LessThan24~2 , p2|LessThan24~2, project, 1
instance = comp, \p2|LessThan24~3 , p2|LessThan24~3, project, 1
instance = comp, \p2|x_motion~0 , p2|x_motion~0, project, 1
instance = comp, \p2|x_motion~1 , p2|x_motion~1, project, 1
instance = comp, \p2|move_left~0 , p2|move_left~0, project, 1
instance = comp, \p2|move_left , p2|move_left, project, 1
instance = comp, \p2|r1|State~57 , p2|r1|State~57, project, 1
instance = comp, \p2|r1|State~58 , p2|r1|State~58, project, 1
instance = comp, \p2|r1|State.r4 , p2|r1|State.r4, project, 1
instance = comp, \p2|r1|State~59 , p2|r1|State~59, project, 1
instance = comp, \p2|r1|State.r_31 , p2|r1|State.r_31, project, 1
instance = comp, \p2|r1|State~60 , p2|r1|State~60, project, 1
instance = comp, \p2|r1|State.r_32 , p2|r1|State.r_32, project, 1
instance = comp, \p2|r1|State~61 , p2|r1|State~61, project, 1
instance = comp, \p2|r1|State.r_33 , p2|r1|State.r_33, project, 1
instance = comp, \p2|r1|State~62 , p2|r1|State~62, project, 1
instance = comp, \p2|r1|State.r_34 , p2|r1|State.r_34, project, 1
instance = comp, \p2|r1|WideOr44~1 , p2|r1|WideOr44~1, project, 1
instance = comp, \p2|r1|WideOr44~0 , p2|r1|WideOr44~0, project, 1
instance = comp, \p2|r1|WideOr44~2 , p2|r1|WideOr44~2, project, 1
instance = comp, \p2|r1|run_state~0 , p2|r1|run_state~0, project, 1
instance = comp, \p2|r1|run_state[2] , p2|r1|run_state[2], project, 1
instance = comp, \p2_data|rom_add[1]~9 , p2_data|rom_add[1]~9, project, 1
instance = comp, \p2|always0~2 , p2|always0~2, project, 1
instance = comp, \p2|SizeX[3] , p2|SizeX[3], project, 1
instance = comp, \p2|Equal13~0 , p2|Equal13~0, project, 1
instance = comp, \p2|curX~1 , p2|curX~1, project, 1
instance = comp, \p2|curX~0 , p2|curX~0, project, 1
instance = comp, \p2|Add5~0 , p2|Add5~0, project, 1
instance = comp, \p2|Add5~1 , p2|Add5~1, project, 1
instance = comp, \p2|LessThan19~1 , p2|LessThan19~1, project, 1
instance = comp, \p2|LessThan19~3 , p2|LessThan19~3, project, 1
instance = comp, \p2|LessThan19~5 , p2|LessThan19~5, project, 1
instance = comp, \p2|LessThan19~7 , p2|LessThan19~7, project, 1
instance = comp, \p2|LessThan19~9 , p2|LessThan19~9, project, 1
instance = comp, \p2|LessThan19~11 , p2|LessThan19~11, project, 1
instance = comp, \p2|LessThan19~13 , p2|LessThan19~13, project, 1
instance = comp, \p2|LessThan19~15 , p2|LessThan19~15, project, 1
instance = comp, \p2|LessThan19~17 , p2|LessThan19~17, project, 1
instance = comp, \p2|LessThan19~18 , p2|LessThan19~18, project, 1
instance = comp, \p2|curX~2 , p2|curX~2, project, 1
instance = comp, \p2|curX[9]~3 , p2|curX[9]~3, project, 1
instance = comp, \p2|Add7~10 , p2|Add7~10, project, 1
instance = comp, \p2|Add2~16 , p2|Add2~16, project, 1
instance = comp, \p2|curX~36 , p2|curX~36, project, 1
instance = comp, \p2|curX~37 , p2|curX~37, project, 1
instance = comp, \p2|curX~38 , p2|curX~38, project, 1
instance = comp, \p2|curX[8] , p2|curX[8], project, 1
instance = comp, \p2|Add2~18 , p2|Add2~18, project, 1
instance = comp, \p2|curX~33 , p2|curX~33, project, 1
instance = comp, \p2|Add7~12 , p2|Add7~12, project, 1
instance = comp, \p2|curX~34 , p2|curX~34, project, 1
instance = comp, \p2|curX~35 , p2|curX~35, project, 1
instance = comp, \p2|curX[9] , p2|curX[9], project, 1
instance = comp, \p2|LessThan14~1 , p2|LessThan14~1, project, 1
instance = comp, \p2|LessThan14~3 , p2|LessThan14~3, project, 1
instance = comp, \p2|LessThan14~5 , p2|LessThan14~5, project, 1
instance = comp, \p2|LessThan14~7 , p2|LessThan14~7, project, 1
instance = comp, \p2|LessThan14~9 , p2|LessThan14~9, project, 1
instance = comp, \p2|LessThan14~11 , p2|LessThan14~11, project, 1
instance = comp, \p2|LessThan14~13 , p2|LessThan14~13, project, 1
instance = comp, \p2|LessThan14~15 , p2|LessThan14~15, project, 1
instance = comp, \p2|LessThan14~17 , p2|LessThan14~17, project, 1
instance = comp, \p2|LessThan14~18 , p2|LessThan14~18, project, 1
instance = comp, \p2|always1~3 , p2|always1~3, project, 1
instance = comp, \p2|always1~4 , p2|always1~4, project, 1
instance = comp, \p2|p2_hit~0 , p2|p2_hit~0, project, 1
instance = comp, \p2|p2_hit , p2|p2_hit, project, 1
instance = comp, \p1h|Selector23~0 , p1h|Selector23~0, project, 1
instance = comp, \p1h|State.h23 , p1h|State.h23, project, 1
instance = comp, \p1h|State.h22~0 , p1h|State.h22~0, project, 1
instance = comp, \p1h|State.h22 , p1h|State.h22, project, 1
instance = comp, \p1h|State.h21 , p1h|State.h21, project, 1
instance = comp, \p1h|State.h20 , p1h|State.h20, project, 1
instance = comp, \p1h|State.h19 , p1h|State.h19, project, 1
instance = comp, \p1h|State.h18 , p1h|State.h18, project, 1
instance = comp, \p1h|State.h17 , p1h|State.h17, project, 1
instance = comp, \p1h|State.h16 , p1h|State.h16, project, 1
instance = comp, \p1h|State.h15 , p1h|State.h15, project, 1
instance = comp, \p1h|State.h14 , p1h|State.h14, project, 1
instance = comp, \p1h|State.h13 , p1h|State.h13, project, 1
instance = comp, \p1h|State.h12 , p1h|State.h12, project, 1
instance = comp, \p1h|State.h11 , p1h|State.h11, project, 1
instance = comp, \p1h|State.h10 , p1h|State.h10, project, 1
instance = comp, \p1h|State.h9 , p1h|State.h9, project, 1
instance = comp, \p1h|State.h8 , p1h|State.h8, project, 1
instance = comp, \p1h|State.h7 , p1h|State.h7, project, 1
instance = comp, \p1h|State.h6 , p1h|State.h6, project, 1
instance = comp, \p1h|State.h5 , p1h|State.h5, project, 1
instance = comp, \p1h|State.h4~feeder , p1h|State.h4~feeder, project, 1
instance = comp, \p1h|State.h4 , p1h|State.h4, project, 1
instance = comp, \p1h|State.h3~feeder , p1h|State.h3~feeder, project, 1
instance = comp, \p1h|State.h3 , p1h|State.h3, project, 1
instance = comp, \p1h|State.h2 , p1h|State.h2, project, 1
instance = comp, \p1h|State.h1 , p1h|State.h1, project, 1
instance = comp, \p1h|Selector0~0 , p1h|Selector0~0, project, 1
instance = comp, \p1h|State.h0 , p1h|State.h0, project, 1
instance = comp, \p1|kick~0 , p1|kick~0, project, 1
instance = comp, \p1|y_motion[0]~1 , p1|y_motion[0]~1, project, 1
instance = comp, \p1|y_motion[0] , p1|y_motion[0], project, 1
instance = comp, \p1|curY[0] , p1|curY[0], project, 1
instance = comp, \p1|always1~5 , p1|always1~5, project, 1
instance = comp, \p1|always1~8 , p1|always1~8, project, 1
instance = comp, \p1|in_air~0 , p1|in_air~0, project, 1
instance = comp, \p1|in_air , p1|in_air, project, 1
instance = comp, \p1|kick~2 , p1|kick~2, project, 1
instance = comp, \p1|kick~3 , p1|kick~3, project, 1
instance = comp, \p1|kick , p1|kick, project, 1
instance = comp, \p1_data|rom_add[15]~8 , p1_data|rom_add[15]~8, project, 1
instance = comp, \p1|LessThan21~1 , p1|LessThan21~1, project, 1
instance = comp, \p1|LessThan21~3 , p1|LessThan21~3, project, 1
instance = comp, \p1|LessThan21~5 , p1|LessThan21~5, project, 1
instance = comp, \p1|LessThan21~7 , p1|LessThan21~7, project, 1
instance = comp, \p1|LessThan21~9 , p1|LessThan21~9, project, 1
instance = comp, \p1|LessThan21~11 , p1|LessThan21~11, project, 1
instance = comp, \p1|LessThan21~13 , p1|LessThan21~13, project, 1
instance = comp, \p1|LessThan21~15 , p1|LessThan21~15, project, 1
instance = comp, \p1|LessThan21~17 , p1|LessThan21~17, project, 1
instance = comp, \p1|LessThan21~18 , p1|LessThan21~18, project, 1
instance = comp, \p1|always1~3 , p1|always1~3, project, 1
instance = comp, \p1|always1~4 , p1|always1~4, project, 1
instance = comp, \p1|p2_hit~0 , p1|p2_hit~0, project, 1
instance = comp, \p1|p2_hit , p1|p2_hit, project, 1
instance = comp, \p2h|Selector23~0 , p2h|Selector23~0, project, 1
instance = comp, \p2h|State.h23 , p2h|State.h23, project, 1
instance = comp, \p2h|State.h22~0 , p2h|State.h22~0, project, 1
instance = comp, \p2h|State.h22 , p2h|State.h22, project, 1
instance = comp, \p2h|State.h21~feeder , p2h|State.h21~feeder, project, 1
instance = comp, \p2h|State.h21 , p2h|State.h21, project, 1
instance = comp, \p2h|State.h20 , p2h|State.h20, project, 1
instance = comp, \p2h|State.h19 , p2h|State.h19, project, 1
instance = comp, \p2h|State.h18 , p2h|State.h18, project, 1
instance = comp, \p2h|State.h17 , p2h|State.h17, project, 1
instance = comp, \p2h|State.h16 , p2h|State.h16, project, 1
instance = comp, \p2h|State.h15 , p2h|State.h15, project, 1
instance = comp, \p2h|State.h14 , p2h|State.h14, project, 1
instance = comp, \p2h|State.h13 , p2h|State.h13, project, 1
instance = comp, \p2h|State.h12 , p2h|State.h12, project, 1
instance = comp, \p2h|State.h11 , p2h|State.h11, project, 1
instance = comp, \p2h|State.h10 , p2h|State.h10, project, 1
instance = comp, \p2h|State.h9 , p2h|State.h9, project, 1
instance = comp, \p2h|State.h8 , p2h|State.h8, project, 1
instance = comp, \p2h|State.h7 , p2h|State.h7, project, 1
instance = comp, \p2h|State.h6 , p2h|State.h6, project, 1
instance = comp, \p2h|State.h5 , p2h|State.h5, project, 1
instance = comp, \p2h|State.h4~feeder , p2h|State.h4~feeder, project, 1
instance = comp, \p2h|State.h4 , p2h|State.h4, project, 1
instance = comp, \p2h|State.h3~feeder , p2h|State.h3~feeder, project, 1
instance = comp, \p2h|State.h3 , p2h|State.h3, project, 1
instance = comp, \p2h|State.h2 , p2h|State.h2, project, 1
instance = comp, \p2h|State.h1 , p2h|State.h1, project, 1
instance = comp, \p2h|Selector0~0 , p2h|Selector0~0, project, 1
instance = comp, \p2h|State.h0 , p2h|State.h0, project, 1
instance = comp, \bc|always9~18 , bc|always9~18, project, 1
instance = comp, \bc|LessThan34~0 , bc|LessThan34~0, project, 1
instance = comp, \LessThan2~2 , LessThan2~2, project, 1
instance = comp, \LessThan2~3 , LessThan2~3, project, 1
instance = comp, \iradd[10]~1 , iradd[10]~1, project, 1
instance = comp, \iradd[10]~2 , iradd[10]~2, project, 1
instance = comp, \iradd[10]~0 , iradd[10]~0, project, 1
instance = comp, \iradd[10]~3 , iradd[10]~3, project, 1
instance = comp, \iradd[10]~4 , iradd[10]~4, project, 1
instance = comp, \Add9~1 , Add9~1, project, 1
instance = comp, \Add9~2 , Add9~2, project, 1
instance = comp, \Add9~4 , Add9~4, project, 1
instance = comp, \Add9~6 , Add9~6, project, 1
instance = comp, \Add9~8 , Add9~8, project, 1
instance = comp, \Add9~10 , Add9~10, project, 1
instance = comp, \Add9~12 , Add9~12, project, 1
instance = comp, \Add9~14 , Add9~14, project, 1
instance = comp, \Add9~16 , Add9~16, project, 1
instance = comp, \Add9~18 , Add9~18, project, 1
instance = comp, \Add10~0 , Add10~0, project, 1
instance = comp, \Add10~2 , Add10~2, project, 1
instance = comp, \Add10~4 , Add10~4, project, 1
instance = comp, \Add10~6 , Add10~6, project, 1
instance = comp, \Add10~8 , Add10~8, project, 1
instance = comp, \Add10~10 , Add10~10, project, 1
instance = comp, \Add10~12 , Add10~12, project, 1
instance = comp, \Add10~14 , Add10~14, project, 1
instance = comp, \Add10~16 , Add10~16, project, 1
instance = comp, \Add10~18 , Add10~18, project, 1
instance = comp, \Add10~20 , Add10~20, project, 1
instance = comp, \Add10~22 , Add10~22, project, 1
instance = comp, \Add12~0 , Add12~0, project, 1
instance = comp, \Add12~2 , Add12~2, project, 1
instance = comp, \Add12~4 , Add12~4, project, 1
instance = comp, \Add12~6 , Add12~6, project, 1
instance = comp, \Add12~8 , Add12~8, project, 1
instance = comp, \Add12~10 , Add12~10, project, 1
instance = comp, \Add12~12 , Add12~12, project, 1
instance = comp, \Add12~14 , Add12~14, project, 1
instance = comp, \Add12~16 , Add12~16, project, 1
instance = comp, \Add12~18 , Add12~18, project, 1
instance = comp, \Add12~20 , Add12~20, project, 1
instance = comp, \Add12~22 , Add12~22, project, 1
instance = comp, \Add3~0 , Add3~0, project, 1
instance = comp, \Add3~2 , Add3~2, project, 1
instance = comp, \Add3~4 , Add3~4, project, 1
instance = comp, \Add3~6 , Add3~6, project, 1
instance = comp, \Add3~8 , Add3~8, project, 1
instance = comp, \Add3~10 , Add3~10, project, 1
instance = comp, \Add3~12 , Add3~12, project, 1
instance = comp, \Add3~14 , Add3~14, project, 1
instance = comp, \Add3~16 , Add3~16, project, 1
instance = comp, \Add3~18 , Add3~18, project, 1
instance = comp, \Add4~0 , Add4~0, project, 1
instance = comp, \Add4~2 , Add4~2, project, 1
instance = comp, \Add4~4 , Add4~4, project, 1
instance = comp, \Add4~6 , Add4~6, project, 1
instance = comp, \Add4~8 , Add4~8, project, 1
instance = comp, \Add4~10 , Add4~10, project, 1
instance = comp, \Add4~12 , Add4~12, project, 1
instance = comp, \Add4~14 , Add4~14, project, 1
instance = comp, \Add4~16 , Add4~16, project, 1
instance = comp, \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0 , Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0, project, 1
instance = comp, \Mult1|mult_core|romout[1][9]~0 , Mult1|mult_core|romout[1][9]~0, project, 1
instance = comp, \Mult1|mult_core|romout[1][8]~1 , Mult1|mult_core|romout[1][8]~1, project, 1
instance = comp, \Mult1|mult_core|romout[1][7]~2 , Mult1|mult_core|romout[1][7]~2, project, 1
instance = comp, \Mult1|mult_core|romout[0][11]~3 , Mult1|mult_core|romout[0][11]~3, project, 1
instance = comp, \Mult1|mult_core|romout[0][10] , Mult1|mult_core|romout[0][10], project, 1
instance = comp, \Mult1|mult_core|romout[1][6] , Mult1|mult_core|romout[1][6], project, 1
instance = comp, \Mult1|mult_core|romout[0][4] , Mult1|mult_core|romout[0][4], project, 1
instance = comp, \Mult1|mult_core|romout[1][5]~4 , Mult1|mult_core|romout[1][5]~4, project, 1
instance = comp, \Mult1|mult_core|romout[0][8]~5 , Mult1|mult_core|romout[0][8]~5, project, 1
instance = comp, \Mult1|mult_core|romout[1][3] , Mult1|mult_core|romout[1][3], project, 1
instance = comp, \Mult1|mult_core|romout[0][7]~6 , Mult1|mult_core|romout[0][7]~6, project, 1
instance = comp, \Mult1|mult_core|romout[1][7]~7 , Mult1|mult_core|romout[1][7]~7, project, 1
instance = comp, \Mult1|mult_core|romout[0][6] , Mult1|mult_core|romout[0][6], project, 1
instance = comp, \Mult1|mult_core|romout[0][5]~8 , Mult1|mult_core|romout[0][5]~8, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16, project, 1
instance = comp, \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 , Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18, project, 1
instance = comp, \Mult1|mult_core|_~0 , Mult1|mult_core|_~0, project, 1
instance = comp, \Mult1|mult_core|romout[2][2]~9 , Mult1|mult_core|romout[2][2]~9, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult1|mult_core|romout[0][3] , Mult1|mult_core|romout[0][3], project, 1
instance = comp, \Mult1|mult_core|romout[0][7]~10 , Mult1|mult_core|romout[0][7]~10, project, 1
instance = comp, \Add5~0 , Add5~0, project, 1
instance = comp, \Add5~2 , Add5~2, project, 1
instance = comp, \Add5~4 , Add5~4, project, 1
instance = comp, \Add5~6 , Add5~6, project, 1
instance = comp, \Add5~8 , Add5~8, project, 1
instance = comp, \Add5~10 , Add5~10, project, 1
instance = comp, \Add5~12 , Add5~12, project, 1
instance = comp, \Add5~14 , Add5~14, project, 1
instance = comp, \Add5~16 , Add5~16, project, 1
instance = comp, \Add5~18 , Add5~18, project, 1
instance = comp, \Add5~20 , Add5~20, project, 1
instance = comp, \Add5~22 , Add5~22, project, 1
instance = comp, \Add5~24 , Add5~24, project, 1
instance = comp, \Add5~26 , Add5~26, project, 1
instance = comp, \iradd~5 , iradd~5, project, 1
instance = comp, \iradd~6 , iradd~6, project, 1
instance = comp, \Add13~0 , Add13~0, project, 1
instance = comp, \Add13~2 , Add13~2, project, 1
instance = comp, \Add13~4 , Add13~4, project, 1
instance = comp, \Add13~6 , Add13~6, project, 1
instance = comp, \Add13~8 , Add13~8, project, 1
instance = comp, \Add13~10 , Add13~10, project, 1
instance = comp, \Add13~12 , Add13~12, project, 1
instance = comp, \Add13~14 , Add13~14, project, 1
instance = comp, \Add13~16 , Add13~16, project, 1
instance = comp, \Add13~18 , Add13~18, project, 1
instance = comp, \Add13~20 , Add13~20, project, 1
instance = comp, \Add13~22 , Add13~22, project, 1
instance = comp, \Add14~0 , Add14~0, project, 1
instance = comp, \Add14~2 , Add14~2, project, 1
instance = comp, \Add14~4 , Add14~4, project, 1
instance = comp, \Add14~6 , Add14~6, project, 1
instance = comp, \Add14~8 , Add14~8, project, 1
instance = comp, \Add14~10 , Add14~10, project, 1
instance = comp, \Add14~12 , Add14~12, project, 1
instance = comp, \Add14~14 , Add14~14, project, 1
instance = comp, \Add14~16 , Add14~16, project, 1
instance = comp, \Add14~18 , Add14~18, project, 1
instance = comp, \Add14~20 , Add14~20, project, 1
instance = comp, \Add14~22 , Add14~22, project, 1
instance = comp, \always3~0 , always3~0, project, 1
instance = comp, \iradd~7 , iradd~7, project, 1
instance = comp, \iradd~8 , iradd~8, project, 1
instance = comp, \iradd[13] , iradd[13], project, 1
instance = comp, \iradd~9 , iradd~9, project, 1
instance = comp, \bc|always9~40 , bc|always9~40, project, 1
instance = comp, \ir2add~36 , ir2add~36, project, 1
instance = comp, \iradd[1]~10 , iradd[1]~10, project, 1
instance = comp, \iradd~11 , iradd~11, project, 1
instance = comp, \iradd[0] , iradd[0], project, 1
instance = comp, \iradd~12 , iradd~12, project, 1
instance = comp, \iradd~13 , iradd~13, project, 1
instance = comp, \iradd[1] , iradd[1], project, 1
instance = comp, \iradd~14 , iradd~14, project, 1
instance = comp, \iradd~15 , iradd~15, project, 1
instance = comp, \iradd~16 , iradd~16, project, 1
instance = comp, \iradd[2] , iradd[2], project, 1
instance = comp, \iradd~17 , iradd~17, project, 1
instance = comp, \iradd~18 , iradd~18, project, 1
instance = comp, \iradd~19 , iradd~19, project, 1
instance = comp, \iradd[3] , iradd[3], project, 1
instance = comp, \iradd~20 , iradd~20, project, 1
instance = comp, \iradd~21 , iradd~21, project, 1
instance = comp, \iradd~22 , iradd~22, project, 1
instance = comp, \iradd[4] , iradd[4], project, 1
instance = comp, \iradd~23 , iradd~23, project, 1
instance = comp, \iradd~24 , iradd~24, project, 1
instance = comp, \iradd~25 , iradd~25, project, 1
instance = comp, \iradd[5] , iradd[5], project, 1
instance = comp, \iradd~26 , iradd~26, project, 1
instance = comp, \iradd~27 , iradd~27, project, 1
instance = comp, \iradd~28 , iradd~28, project, 1
instance = comp, \iradd[6] , iradd[6], project, 1
instance = comp, \iradd~29 , iradd~29, project, 1
instance = comp, \iradd~30 , iradd~30, project, 1
instance = comp, \iradd~31 , iradd~31, project, 1
instance = comp, \iradd[7] , iradd[7], project, 1
instance = comp, \iradd~32 , iradd~32, project, 1
instance = comp, \iradd~33 , iradd~33, project, 1
instance = comp, \iradd~34 , iradd~34, project, 1
instance = comp, \iradd[8] , iradd[8], project, 1
instance = comp, \iradd~35 , iradd~35, project, 1
instance = comp, \iradd~36 , iradd~36, project, 1
instance = comp, \iradd~37 , iradd~37, project, 1
instance = comp, \iradd[9] , iradd[9], project, 1
instance = comp, \iradd~38 , iradd~38, project, 1
instance = comp, \iradd~39 , iradd~39, project, 1
instance = comp, \iradd~40 , iradd~40, project, 1
instance = comp, \iradd[10] , iradd[10], project, 1
instance = comp, \iradd~41 , iradd~41, project, 1
instance = comp, \iradd~42 , iradd~42, project, 1
instance = comp, \iradd~43 , iradd~43, project, 1
instance = comp, \iradd[11] , iradd[11], project, 1
instance = comp, \iradd~44 , iradd~44, project, 1
instance = comp, \iradd~45 , iradd~45, project, 1
instance = comp, \iradd~46 , iradd~46, project, 1
instance = comp, \iradd[12] , iradd[12], project, 1
instance = comp, \irom|mem_rtl_0|auto_generated|ram_block1a1 , irom|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \irom|mem_rtl_0|auto_generated|address_reg_a[0] , irom|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \irom|mem_rtl_0|auto_generated|ram_block1a0 , irom|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \irom|mem_rtl_0|auto_generated|mux2|result_node[0]~0 , irom|mem_rtl_0|auto_generated|mux2|result_node[0]~0, project, 1
instance = comp, \bc|always9~34 , bc|always9~34, project, 1
instance = comp, \bc|always9~33 , bc|always9~33, project, 1
instance = comp, \bc|always9~35 , bc|always9~35, project, 1
instance = comp, \bc|LessThan23~0 , bc|LessThan23~0, project, 1
instance = comp, \bc|LessThan20~0 , bc|LessThan20~0, project, 1
instance = comp, \bc|LessThan20~1 , bc|LessThan20~1, project, 1
instance = comp, \bc|LessThan18~0 , bc|LessThan18~0, project, 1
instance = comp, \bc|LessThan19~0 , bc|LessThan19~0, project, 1
instance = comp, \bc|LessThan19~1 , bc|LessThan19~1, project, 1
instance = comp, \bc|always9~32 , bc|always9~32, project, 1
instance = comp, \bc|always9~36 , bc|always9~36, project, 1
instance = comp, \bc|always9~37 , bc|always9~37, project, 1
instance = comp, \bc|always9~38 , bc|always9~38, project, 1
instance = comp, \bc|always9~39 , bc|always9~39, project, 1
instance = comp, \bc|always9~16 , bc|always9~16, project, 1
instance = comp, \bc|LessThan22~0 , bc|LessThan22~0, project, 1
instance = comp, \bc|always9~44 , bc|always9~44, project, 1
instance = comp, \bc|slow_clock~0 , bc|slow_clock~0, project, 1
instance = comp, \bc|slow_clock~feeder , bc|slow_clock~feeder, project, 1
instance = comp, \bc|slow_clock , bc|slow_clock, project, 1
instance = comp, \bc|slower_clock~0 , bc|slower_clock~0, project, 1
instance = comp, \bc|slower_clock~feeder , bc|slower_clock~feeder, project, 1
instance = comp, \bc|slower_clock , bc|slower_clock, project, 1
instance = comp, \bc|slower_1~0 , bc|slower_1~0, project, 1
instance = comp, \bc|slower_1~feeder , bc|slower_1~feeder, project, 1
instance = comp, \bc|slower_1 , bc|slower_1, project, 1
instance = comp, \bc|slower_2~0 , bc|slower_2~0, project, 1
instance = comp, \bc|slower_2~feeder , bc|slower_2~feeder, project, 1
instance = comp, \bc|slower_2 , bc|slower_2, project, 1
instance = comp, \bc|slower_3~0 , bc|slower_3~0, project, 1
instance = comp, \bc|slower_3~feeder , bc|slower_3~feeder, project, 1
instance = comp, \bc|slower_3 , bc|slower_3, project, 1
instance = comp, \bc|slowest~0 , bc|slowest~0, project, 1
instance = comp, \bc|slowest , bc|slowest, project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|ram_block1a0 , trom|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \bc|Equal1~0 , bc|Equal1~0, project, 1
instance = comp, \bc|always9~41 , bc|always9~41, project, 1
instance = comp, \bc|always9~42 , bc|always9~42, project, 1
instance = comp, \bc|always9~43 , bc|always9~43, project, 1
instance = comp, \bc|always9~45 , bc|always9~45, project, 1
instance = comp, \trom|mem_rtl_0|auto_generated|mux2|result_node[0]~0 , trom|mem_rtl_0|auto_generated|mux2|result_node[0]~0, project, 1
instance = comp, \bc|Red[4]~7 , bc|Red[4]~7, project, 1
instance = comp, \bc|LessThan29~0 , bc|LessThan29~0, project, 1
instance = comp, \bc|always9~6 , bc|always9~6, project, 1
instance = comp, \bc|LessThan25~0 , bc|LessThan25~0, project, 1
instance = comp, \bc|Add7~1 , bc|Add7~1, project, 1
instance = comp, \bc|Add7~2 , bc|Add7~2, project, 1
instance = comp, \bc|Add7~4 , bc|Add7~4, project, 1
instance = comp, \bc|LessThan7~0 , bc|LessThan7~0, project, 1
instance = comp, \bc|Add7~6 , bc|Add7~6, project, 1
instance = comp, \bc|Add7~8 , bc|Add7~8, project, 1
instance = comp, \bc|Add7~10 , bc|Add7~10, project, 1
instance = comp, \bc|Add7~12 , bc|Add7~12, project, 1
instance = comp, \bc|Add7~14 , bc|Add7~14, project, 1
instance = comp, \bc|LessThan7~1 , bc|LessThan7~1, project, 1
instance = comp, \bc|Add7~16 , bc|Add7~16, project, 1
instance = comp, \bc|LessThan7~2 , bc|LessThan7~2, project, 1
instance = comp, \bc|always6~2 , bc|always6~2, project, 1
instance = comp, \p1h|WideOr0~2 , p1h|WideOr0~2, project, 1
instance = comp, \p1h|WideOr0~0 , p1h|WideOr0~0, project, 1
instance = comp, \p1h|WideOr0~1 , p1h|WideOr0~1, project, 1
instance = comp, \p1h|WideOr0 , p1h|WideOr0, project, 1
instance = comp, \p1h|greenposx[7] , p1h|greenposx[7], project, 1
instance = comp, \p1h|WideOr0~3 , p1h|WideOr0~3, project, 1
instance = comp, \p1h|greenposx[6] , p1h|greenposx[6], project, 1
instance = comp, \p1h|WideOr2~0 , p1h|WideOr2~0, project, 1
instance = comp, \p1h|WideOr2~1 , p1h|WideOr2~1, project, 1
instance = comp, \p1h|greenposx[5] , p1h|greenposx[5], project, 1
instance = comp, \p1h|WideOr3~0 , p1h|WideOr3~0, project, 1
instance = comp, \p1h|WideOr10~0 , p1h|WideOr10~0, project, 1
instance = comp, \p1h|WideOr3~1 , p1h|WideOr3~1, project, 1
instance = comp, \p1h|WideOr3 , p1h|WideOr3, project, 1
instance = comp, \p1h|greenposx[4] , p1h|greenposx[4], project, 1
instance = comp, \p1h|WideOr4~0 , p1h|WideOr4~0, project, 1
instance = comp, \p1h|WideOr4~1 , p1h|WideOr4~1, project, 1
instance = comp, \p1h|WideOr4~2 , p1h|WideOr4~2, project, 1
instance = comp, \p1h|WideOr4 , p1h|WideOr4, project, 1
instance = comp, \p1h|greenposx[3] , p1h|greenposx[3], project, 1
instance = comp, \p1h|WideOr5~0 , p1h|WideOr5~0, project, 1
instance = comp, \p1h|WideOr5~2 , p1h|WideOr5~2, project, 1
instance = comp, \p1h|WideOr5~1 , p1h|WideOr5~1, project, 1
instance = comp, \p1h|WideOr5~3 , p1h|WideOr5~3, project, 1
instance = comp, \p1h|greenposx[2] , p1h|greenposx[2], project, 1
instance = comp, \p1h|WideOr6~0 , p1h|WideOr6~0, project, 1
instance = comp, \p1h|WideOr6~1 , p1h|WideOr6~1, project, 1
instance = comp, \p1h|WideOr6~2 , p1h|WideOr6~2, project, 1
instance = comp, \p1h|greenposx[1] , p1h|greenposx[1], project, 1
instance = comp, \p1h|WideOr7~0 , p1h|WideOr7~0, project, 1
instance = comp, \p1h|WideOr7~1 , p1h|WideOr7~1, project, 1
instance = comp, \p1h|greenposx[0] , p1h|greenposx[0], project, 1
instance = comp, \bc|Add3~0 , bc|Add3~0, project, 1
instance = comp, \bc|Add3~2 , bc|Add3~2, project, 1
instance = comp, \bc|Add3~4 , bc|Add3~4, project, 1
instance = comp, \bc|Add3~6 , bc|Add3~6, project, 1
instance = comp, \bc|Add3~8 , bc|Add3~8, project, 1
instance = comp, \bc|Add3~10 , bc|Add3~10, project, 1
instance = comp, \bc|Add3~12 , bc|Add3~12, project, 1
instance = comp, \bc|Add3~14 , bc|Add3~14, project, 1
instance = comp, \p1h|greensizex[7] , p1h|greensizex[7], project, 1
instance = comp, \p1h|WideOr3~2 , p1h|WideOr3~2, project, 1
instance = comp, \p1h|greensizex[4] , p1h|greensizex[4], project, 1
instance = comp, \p1h|WideOr16 , p1h|WideOr16, project, 1
instance = comp, \p1h|greensizex[3] , p1h|greensizex[3], project, 1
instance = comp, \p1h|WideOr12~0 , p1h|WideOr12~0, project, 1
instance = comp, \p1h|WideOr12~1 , p1h|WideOr12~1, project, 1
instance = comp, \p1h|WideOr17 , p1h|WideOr17, project, 1
instance = comp, \p1h|greensizex[2] , p1h|greensizex[2], project, 1
instance = comp, \p1h|WideOr18~0 , p1h|WideOr18~0, project, 1
instance = comp, \p1h|WideOr18~1 , p1h|WideOr18~1, project, 1
instance = comp, \p1h|greensizex[1] , p1h|greensizex[1], project, 1
instance = comp, \bc|LessThan2~1 , bc|LessThan2~1, project, 1
instance = comp, \bc|LessThan2~3 , bc|LessThan2~3, project, 1
instance = comp, \bc|LessThan2~5 , bc|LessThan2~5, project, 1
instance = comp, \bc|LessThan2~7 , bc|LessThan2~7, project, 1
instance = comp, \bc|LessThan2~9 , bc|LessThan2~9, project, 1
instance = comp, \bc|LessThan2~11 , bc|LessThan2~11, project, 1
instance = comp, \bc|LessThan2~13 , bc|LessThan2~13, project, 1
instance = comp, \bc|LessThan2~14 , bc|LessThan2~14, project, 1
instance = comp, \bc|Add3~16 , bc|Add3~16, project, 1
instance = comp, \bc|Add3~18 , bc|Add3~18, project, 1
instance = comp, \bc|always6~3 , bc|always6~3, project, 1
instance = comp, \bc|LessThan32~0 , bc|LessThan32~0, project, 1
instance = comp, \bc|LessThan24~0 , bc|LessThan24~0, project, 1
instance = comp, \bc|LessThan23~1 , bc|LessThan23~1, project, 1
instance = comp, \bc|always9~1 , bc|always9~1, project, 1
instance = comp, \bc|LessThan32~1 , bc|LessThan32~1, project, 1
instance = comp, \bc|LessThan32~2 , bc|LessThan32~2, project, 1
instance = comp, \bc|always9~0 , bc|always9~0, project, 1
instance = comp, \bc|always9~3 , bc|always9~3, project, 1
instance = comp, \bc|LessThan24~1 , bc|LessThan24~1, project, 1
instance = comp, \Mult7|mult_core|romout[1][9]~0 , Mult7|mult_core|romout[1][9]~0, project, 1
instance = comp, \Mult7|mult_core|romout[1][8]~1 , Mult7|mult_core|romout[1][8]~1, project, 1
instance = comp, \Mult7|mult_core|romout[1][7]~2 , Mult7|mult_core|romout[1][7]~2, project, 1
instance = comp, \Mult7|mult_core|romout[0][11]~3 , Mult7|mult_core|romout[0][11]~3, project, 1
instance = comp, \Mult7|mult_core|romout[1][6]~4 , Mult7|mult_core|romout[1][6]~4, project, 1
instance = comp, \Mult7|mult_core|romout[0][10]~5 , Mult7|mult_core|romout[0][10]~5, project, 1
instance = comp, \Mult7|mult_core|romout[0][9]~7 , Mult7|mult_core|romout[0][9]~7, project, 1
instance = comp, \Mult7|mult_core|romout[1][5]~6 , Mult7|mult_core|romout[1][5]~6, project, 1
instance = comp, \Mult7|mult_core|romout[0][8]~9 , Mult7|mult_core|romout[0][8]~9, project, 1
instance = comp, \Mult7|mult_core|romout[1][4]~8 , Mult7|mult_core|romout[1][4]~8, project, 1
instance = comp, \Mult7|mult_core|romout[0][7]~11 , Mult7|mult_core|romout[0][7]~11, project, 1
instance = comp, \Mult7|mult_core|romout[1][3]~10 , Mult7|mult_core|romout[1][3]~10, project, 1
instance = comp, \Mult7|mult_core|romout[0][6]~12 , Mult7|mult_core|romout[0][6]~12, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~0 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~2 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~4 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~6 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14 , Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \Mult7|mult_core|romout[2][5] , Mult7|mult_core|romout[2][5], project, 1
instance = comp, \Mult7|mult_core|romout[2][4]~13 , Mult7|mult_core|romout[2][4]~13, project, 1
instance = comp, \Mult7|mult_core|romout[2][3] , Mult7|mult_core|romout[2][3], project, 1
instance = comp, \Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \Add20~0 , Add20~0, project, 1
instance = comp, \Add20~2 , Add20~2, project, 1
instance = comp, \Add20~4 , Add20~4, project, 1
instance = comp, \Add20~6 , Add20~6, project, 1
instance = comp, \Add20~8 , Add20~8, project, 1
instance = comp, \Add20~10 , Add20~10, project, 1
instance = comp, \Add20~12 , Add20~12, project, 1
instance = comp, \Add20~14 , Add20~14, project, 1
instance = comp, \Add21~0 , Add21~0, project, 1
instance = comp, \Add21~2 , Add21~2, project, 1
instance = comp, \Add21~4 , Add21~4, project, 1
instance = comp, \Add21~6 , Add21~6, project, 1
instance = comp, \Add21~8 , Add21~8, project, 1
instance = comp, \Add21~10 , Add21~10, project, 1
instance = comp, \Add21~12 , Add21~12, project, 1
instance = comp, \Add21~14 , Add21~14, project, 1
instance = comp, \Add21~16 , Add21~16, project, 1
instance = comp, \Add21~18 , Add21~18, project, 1
instance = comp, \Add21~20 , Add21~20, project, 1
instance = comp, \Add21~22 , Add21~22, project, 1
instance = comp, \Mult7|mult_core|romout[0][5] , Mult7|mult_core|romout[0][5], project, 1
instance = comp, \Mult7|mult_core|romout[0][4]~14 , Mult7|mult_core|romout[0][4]~14, project, 1
instance = comp, \Mult7|mult_core|romout[0][3]~15 , Mult7|mult_core|romout[0][3]~15, project, 1
instance = comp, \ir2add[2]~12 , ir2add[2]~12, project, 1
instance = comp, \ir2add[3]~14 , ir2add[3]~14, project, 1
instance = comp, \ir2add[4]~16 , ir2add[4]~16, project, 1
instance = comp, \ir2add[5]~18 , ir2add[5]~18, project, 1
instance = comp, \ir2add[6]~20 , ir2add[6]~20, project, 1
instance = comp, \ir2add[7]~22 , ir2add[7]~22, project, 1
instance = comp, \ir2add[8]~24 , ir2add[8]~24, project, 1
instance = comp, \ir2add[9]~26 , ir2add[9]~26, project, 1
instance = comp, \ir2add[10]~28 , ir2add[10]~28, project, 1
instance = comp, \ir2add[11]~30 , ir2add[11]~30, project, 1
instance = comp, \ir2add[12]~32 , ir2add[12]~32, project, 1
instance = comp, \ir2add[13]~34 , ir2add[13]~34, project, 1
instance = comp, \ir2add[13] , ir2add[13], project, 1
instance = comp, \ir2add[0] , ir2add[0], project, 1
instance = comp, \ir2add[1]~feeder , ir2add[1]~feeder, project, 1
instance = comp, \ir2add[1] , ir2add[1], project, 1
instance = comp, \ir2add[2] , ir2add[2], project, 1
instance = comp, \ir2add[3] , ir2add[3], project, 1
instance = comp, \ir2add[4] , ir2add[4], project, 1
instance = comp, \ir2add[5] , ir2add[5], project, 1
instance = comp, \ir2add[6] , ir2add[6], project, 1
instance = comp, \ir2add[7] , ir2add[7], project, 1
instance = comp, \ir2add[8] , ir2add[8], project, 1
instance = comp, \ir2add[9] , ir2add[9], project, 1
instance = comp, \ir2add[10] , ir2add[10], project, 1
instance = comp, \ir2add[11] , ir2add[11], project, 1
instance = comp, \ir2add[12] , ir2add[12], project, 1
instance = comp, \irom2|mem_rtl_0|auto_generated|ram_block1a0 , irom2|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \irom2|mem_rtl_0|auto_generated|address_reg_a[0] , irom2|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \irom2|mem_rtl_0|auto_generated|ram_block1a1 , irom2|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \irom2|mem_rtl_0|auto_generated|mux2|result_node[0]~0 , irom2|mem_rtl_0|auto_generated|mux2|result_node[0]~0, project, 1
instance = comp, \bc|always9~2 , bc|always9~2, project, 1
instance = comp, \bc|always9~4 , bc|always9~4, project, 1
instance = comp, \bc|LessThan22~1 , bc|LessThan22~1, project, 1
instance = comp, \bc|LessThan22~2 , bc|LessThan22~2, project, 1
instance = comp, \bc|always9~5 , bc|always9~5, project, 1
instance = comp, \p2h|WideOr14~0 , p2h|WideOr14~0, project, 1
instance = comp, \p2h|WideOr1~0 , p2h|WideOr1~0, project, 1
instance = comp, \p2h|WideOr0~2 , p2h|WideOr0~2, project, 1
instance = comp, \p2h|WideOr0 , p2h|WideOr0, project, 1
instance = comp, \p2h|greenposx[7] , p2h|greenposx[7], project, 1
instance = comp, \p2h|WideOr0~3 , p2h|WideOr0~3, project, 1
instance = comp, \p2h|WideOr1 , p2h|WideOr1, project, 1
instance = comp, \p2h|greenposx[6] , p2h|greenposx[6], project, 1
instance = comp, \p2h|WideOr2~0 , p2h|WideOr2~0, project, 1
instance = comp, \p2h|WideOr2~1 , p2h|WideOr2~1, project, 1
instance = comp, \p2h|greenposx[5] , p2h|greenposx[5], project, 1
instance = comp, \p2h|WideOr3~0 , p2h|WideOr3~0, project, 1
instance = comp, \p2h|WideOr10~1 , p2h|WideOr10~1, project, 1
instance = comp, \p2h|WideOr3~1 , p2h|WideOr3~1, project, 1
instance = comp, \p2h|WideOr3 , p2h|WideOr3, project, 1
instance = comp, \p2h|greenposx[4] , p2h|greenposx[4], project, 1
instance = comp, \p2h|WideOr4~1 , p2h|WideOr4~1, project, 1
instance = comp, \p2h|WideOr4~0 , p2h|WideOr4~0, project, 1
instance = comp, \p2h|WideOr7~0 , p2h|WideOr7~0, project, 1
instance = comp, \p2h|WideOr4 , p2h|WideOr4, project, 1
instance = comp, \p2h|greenposx[3] , p2h|greenposx[3], project, 1
instance = comp, \p2h|WideOr5~2 , p2h|WideOr5~2, project, 1
instance = comp, \p2h|WideOr5~0 , p2h|WideOr5~0, project, 1
instance = comp, \p2h|WideOr5~1 , p2h|WideOr5~1, project, 1
instance = comp, \p2h|WideOr5~3 , p2h|WideOr5~3, project, 1
instance = comp, \p2h|greenposx[2] , p2h|greenposx[2], project, 1
instance = comp, \bc|p2_greenpx[2]~0 , bc|p2_greenpx[2]~0, project, 1
instance = comp, \bc|p2_greenpx[3]~2 , bc|p2_greenpx[3]~2, project, 1
instance = comp, \bc|p2_greenpx[4]~4 , bc|p2_greenpx[4]~4, project, 1
instance = comp, \bc|p2_greenpx[5]~6 , bc|p2_greenpx[5]~6, project, 1
instance = comp, \bc|p2_greenpx[6]~8 , bc|p2_greenpx[6]~8, project, 1
instance = comp, \bc|p2_greenpx[7]~10 , bc|p2_greenpx[7]~10, project, 1
instance = comp, \bc|p2_greenpx[8]~12 , bc|p2_greenpx[8]~12, project, 1
instance = comp, \bc|p2_greenpx[9]~14 , bc|p2_greenpx[9]~14, project, 1
instance = comp, \p2h|WideOr6~1 , p2h|WideOr6~1, project, 1
instance = comp, \p2h|WideOr6~0 , p2h|WideOr6~0, project, 1
instance = comp, \p2h|WideOr6~2 , p2h|WideOr6~2, project, 1
instance = comp, \p2h|greenposx[1] , p2h|greenposx[1], project, 1
instance = comp, \p2h|WideOr7~1 , p2h|WideOr7~1, project, 1
instance = comp, \p2h|greenposx[0] , p2h|greenposx[0], project, 1
instance = comp, \bc|Add6~0 , bc|Add6~0, project, 1
instance = comp, \bc|Add6~2 , bc|Add6~2, project, 1
instance = comp, \bc|Add6~4 , bc|Add6~4, project, 1
instance = comp, \bc|Add6~6 , bc|Add6~6, project, 1
instance = comp, \bc|Add6~8 , bc|Add6~8, project, 1
instance = comp, \bc|Add6~10 , bc|Add6~10, project, 1
instance = comp, \bc|Add6~12 , bc|Add6~12, project, 1
instance = comp, \bc|Add6~14 , bc|Add6~14, project, 1
instance = comp, \bc|Add6~16 , bc|Add6~16, project, 1
instance = comp, \bc|Add6~18 , bc|Add6~18, project, 1
instance = comp, \p2h|greensizex[7] , p2h|greensizex[7], project, 1
instance = comp, \p2h|WideOr3~2 , p2h|WideOr3~2, project, 1
instance = comp, \p2h|greensizex[4] , p2h|greensizex[4], project, 1
instance = comp, \p2h|WideOr12~4 , p2h|WideOr12~4, project, 1
instance = comp, \p2h|WideOr16 , p2h|WideOr16, project, 1
instance = comp, \p2h|greensizex[3] , p2h|greensizex[3], project, 1
instance = comp, \p2h|WideOr12~1 , p2h|WideOr12~1, project, 1
instance = comp, \p2h|WideOr17 , p2h|WideOr17, project, 1
instance = comp, \p2h|greensizex[2] , p2h|greensizex[2], project, 1
instance = comp, \p2h|WideOr18~0 , p2h|WideOr18~0, project, 1
instance = comp, \p2h|WideOr18~1 , p2h|WideOr18~1, project, 1
instance = comp, \p2h|greensizex[1] , p2h|greensizex[1], project, 1
instance = comp, \bc|LessThan6~1 , bc|LessThan6~1, project, 1
instance = comp, \bc|LessThan6~3 , bc|LessThan6~3, project, 1
instance = comp, \bc|LessThan6~5 , bc|LessThan6~5, project, 1
instance = comp, \bc|LessThan6~7 , bc|LessThan6~7, project, 1
instance = comp, \bc|LessThan6~9 , bc|LessThan6~9, project, 1
instance = comp, \bc|LessThan6~11 , bc|LessThan6~11, project, 1
instance = comp, \bc|LessThan6~13 , bc|LessThan6~13, project, 1
instance = comp, \bc|LessThan6~14 , bc|LessThan6~14, project, 1
instance = comp, \bc|LessThan6~16 , bc|LessThan6~16, project, 1
instance = comp, \bc|LessThan27~0 , bc|LessThan27~0, project, 1
instance = comp, \bc|LessThan27~1 , bc|LessThan27~1, project, 1
instance = comp, \bc|LessThan27~2 , bc|LessThan27~2, project, 1
instance = comp, \bc|always6~1 , bc|always6~1, project, 1
instance = comp, \bc|LessThan34~1 , bc|LessThan34~1, project, 1
instance = comp, \bc|LessThan33~0 , bc|LessThan33~0, project, 1
instance = comp, \bc|LessThan33~1 , bc|LessThan33~1, project, 1
instance = comp, \bc|LessThan31~0 , bc|LessThan31~0, project, 1
instance = comp, \bc|LessThan31~1 , bc|LessThan31~1, project, 1
instance = comp, \bc|always9~14 , bc|always9~14, project, 1
instance = comp, \bc|LessThan30~1 , bc|LessThan30~1, project, 1
instance = comp, \bc|LessThan30~0 , bc|LessThan30~0, project, 1
instance = comp, \bc|always9~7 , bc|always9~7, project, 1
instance = comp, \bc|always9~8 , bc|always9~8, project, 1
instance = comp, \bc|always9~9 , bc|always9~9, project, 1
instance = comp, \bc|always9~17 , bc|always9~17, project, 1
instance = comp, \bc|always9~19 , bc|always9~19, project, 1
instance = comp, \bc|always9~11 , bc|always9~11, project, 1
instance = comp, \bc|always9~12 , bc|always9~12, project, 1
instance = comp, \bc|always9~13 , bc|always9~13, project, 1
instance = comp, \bc|always9~15 , bc|always9~15, project, 1
instance = comp, \bc|Red[6]~2 , bc|Red[6]~2, project, 1
instance = comp, \p2_data|Add16~1 , p2_data|Add16~1, project, 1
instance = comp, \p2_data|Add16~2 , p2_data|Add16~2, project, 1
instance = comp, \p2_data|Add16~4 , p2_data|Add16~4, project, 1
instance = comp, \p2_data|Add16~6 , p2_data|Add16~6, project, 1
instance = comp, \p2_data|Add16~8 , p2_data|Add16~8, project, 1
instance = comp, \p2_data|Add16~10 , p2_data|Add16~10, project, 1
instance = comp, \p2_data|Add16~12 , p2_data|Add16~12, project, 1
instance = comp, \p2_data|Add16~14 , p2_data|Add16~14, project, 1
instance = comp, \p2_data|Add16~16 , p2_data|Add16~16, project, 1
instance = comp, \p2_data|Add16~18 , p2_data|Add16~18, project, 1
instance = comp, \p2_data|Add15~1 , p2_data|Add15~1, project, 1
instance = comp, \p2_data|Add15~2 , p2_data|Add15~2, project, 1
instance = comp, \p2_data|Add15~4 , p2_data|Add15~4, project, 1
instance = comp, \p2_data|Add15~6 , p2_data|Add15~6, project, 1
instance = comp, \p2_data|Add15~8 , p2_data|Add15~8, project, 1
instance = comp, \p2_data|Add15~10 , p2_data|Add15~10, project, 1
instance = comp, \p2_data|Add15~12 , p2_data|Add15~12, project, 1
instance = comp, \p2_data|Add15~14 , p2_data|Add15~14, project, 1
instance = comp, \p2_data|Add15~16 , p2_data|Add15~16, project, 1
instance = comp, \p2_data|Add15~18 , p2_data|Add15~18, project, 1
instance = comp, \p2_data|Add15~20 , p2_data|Add15~20, project, 1
instance = comp, \p2_data|Add17~0 , p2_data|Add17~0, project, 1
instance = comp, \p2_data|Add17~2 , p2_data|Add17~2, project, 1
instance = comp, \p2_data|Add17~4 , p2_data|Add17~4, project, 1
instance = comp, \p2_data|Add17~6 , p2_data|Add17~6, project, 1
instance = comp, \p2_data|Add17~8 , p2_data|Add17~8, project, 1
instance = comp, \p2_data|Add17~10 , p2_data|Add17~10, project, 1
instance = comp, \p2_data|Add17~12 , p2_data|Add17~12, project, 1
instance = comp, \p2_data|Add17~14 , p2_data|Add17~14, project, 1
instance = comp, \p2_data|Add17~16 , p2_data|Add17~16, project, 1
instance = comp, \p2_data|Add19~1 , p2_data|Add19~1, project, 1
instance = comp, \p2_data|Add19~2 , p2_data|Add19~2, project, 1
instance = comp, \p2_data|Add19~4 , p2_data|Add19~4, project, 1
instance = comp, \p2_data|Add19~6 , p2_data|Add19~6, project, 1
instance = comp, \p2_data|Add19~8 , p2_data|Add19~8, project, 1
instance = comp, \p2_data|Add19~10 , p2_data|Add19~10, project, 1
instance = comp, \p2_data|Add20~0 , p2_data|Add20~0, project, 1
instance = comp, \p2_data|Add20~2 , p2_data|Add20~2, project, 1
instance = comp, \p2_data|Add20~4 , p2_data|Add20~4, project, 1
instance = comp, \p2_data|Add20~6 , p2_data|Add20~6, project, 1
instance = comp, \p2_data|Add20~8 , p2_data|Add20~8, project, 1
instance = comp, \p2_data|Add20~10 , p2_data|Add20~10, project, 1
instance = comp, \p2_data|Add20~12 , p2_data|Add20~12, project, 1
instance = comp, \p2_data|Add20~14 , p2_data|Add20~14, project, 1
instance = comp, \p2_data|add[12]~3 , p2_data|add[12]~3, project, 1
instance = comp, \p2_data|Add20~16 , p2_data|Add20~16, project, 1
instance = comp, \p2_data|Add8~1 , p2_data|Add8~1, project, 1
instance = comp, \p2_data|add[13]~2 , p2_data|add[13]~2, project, 1
instance = comp, \p2_data|add[11]~4 , p2_data|add[11]~4, project, 1
instance = comp, \p2_data|add[10]~5 , p2_data|add[10]~5, project, 1
instance = comp, \p2_data|add[9]~6 , p2_data|add[9]~6, project, 1
instance = comp, \p2_data|Add7~0 , p2_data|Add7~0, project, 1
instance = comp, \p2_data|Add7~2 , p2_data|Add7~2, project, 1
instance = comp, \p2_data|Add7~4 , p2_data|Add7~4, project, 1
instance = comp, \p2_data|Add7~6 , p2_data|Add7~6, project, 1
instance = comp, \p2_data|Add7~8 , p2_data|Add7~8, project, 1
instance = comp, \p2_data|rom_add[15]~11 , p2_data|rom_add[15]~11, project, 1
instance = comp, \p2_data|rom_add~36 , p2_data|rom_add~36, project, 1
instance = comp, \p2_data|Add5~0 , p2_data|Add5~0, project, 1
instance = comp, \p2_data|Add5~2 , p2_data|Add5~2, project, 1
instance = comp, \p2_data|Add5~4 , p2_data|Add5~4, project, 1
instance = comp, \p2_data|Add5~6 , p2_data|Add5~6, project, 1
instance = comp, \p2_data|Add2~0 , p2_data|Add2~0, project, 1
instance = comp, \p2_data|Add2~1 , p2_data|Add2~1, project, 1
instance = comp, \p2_data|Add2~2 , p2_data|Add2~2, project, 1
instance = comp, \p2_data|Add2~3 , p2_data|Add2~3, project, 1
instance = comp, \p2_data|Add3~0 , p2_data|Add3~0, project, 1
instance = comp, \p2_data|Add3~2 , p2_data|Add3~2, project, 1
instance = comp, \p2_data|Add3~4 , p2_data|Add3~4, project, 1
instance = comp, \p2_data|Add3~6 , p2_data|Add3~6, project, 1
instance = comp, \p2_data|Add3~8 , p2_data|Add3~8, project, 1
instance = comp, \p2_data|Add3~10 , p2_data|Add3~10, project, 1
instance = comp, \p2_data|Add3~12 , p2_data|Add3~12, project, 1
instance = comp, \p2_data|Add3~14 , p2_data|Add3~14, project, 1
instance = comp, \p2_data|Add4~0 , p2_data|Add4~0, project, 1
instance = comp, \p2_data|Add4~2 , p2_data|Add4~2, project, 1
instance = comp, \p2_data|Add4~4 , p2_data|Add4~4, project, 1
instance = comp, \p2_data|Add4~6 , p2_data|Add4~6, project, 1
instance = comp, \p2_data|Add4~8 , p2_data|Add4~8, project, 1
instance = comp, \p2_data|Add4~10 , p2_data|Add4~10, project, 1
instance = comp, \p2_data|Add0~0 , p2_data|Add0~0, project, 1
instance = comp, \p2_data|Add0~2 , p2_data|Add0~2, project, 1
instance = comp, \p2_data|Add0~4 , p2_data|Add0~4, project, 1
instance = comp, \p2_data|Add0~6 , p2_data|Add0~6, project, 1
instance = comp, \p2_data|Add0~8 , p2_data|Add0~8, project, 1
instance = comp, \p2_data|Add0~10 , p2_data|Add0~10, project, 1
instance = comp, \p2_data|Add0~12 , p2_data|Add0~12, project, 1
instance = comp, \p2_data|Add0~14 , p2_data|Add0~14, project, 1
instance = comp, \p2_data|Add1~0 , p2_data|Add1~0, project, 1
instance = comp, \p2_data|Add1~2 , p2_data|Add1~2, project, 1
instance = comp, \p2_data|Add1~4 , p2_data|Add1~4, project, 1
instance = comp, \p2_data|Add1~6 , p2_data|Add1~6, project, 1
instance = comp, \p2_data|Add1~8 , p2_data|Add1~8, project, 1
instance = comp, \p2_data|Add1~10 , p2_data|Add1~10, project, 1
instance = comp, \p2_data|rom_add[15]~10 , p2_data|rom_add[15]~10, project, 1
instance = comp, \p2_data|rom_add~37 , p2_data|rom_add~37, project, 1
instance = comp, \p2_data|rom_add~38 , p2_data|rom_add~38, project, 1
instance = comp, \p2_data|rom_add[15]~12 , p2_data|rom_add[15]~12, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][9]~0 , p2_data|Mult0|mult_core|romout[1][9]~0, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][8]~1 , p2_data|Mult0|mult_core|romout[1][8]~1, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][7]~2 , p2_data|Mult0|mult_core|romout[1][7]~2, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][6]~3 , p2_data|Mult0|mult_core|romout[1][6]~3, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][5]~4 , p2_data|Mult0|mult_core|romout[1][5]~4, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][9]~5 , p2_data|Mult0|mult_core|romout[0][9]~5, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[1][4]~6 , p2_data|Mult0|mult_core|romout[1][4]~6, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][8]~7 , p2_data|Mult0|mult_core|romout[0][8]~7, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][7]~8 , p2_data|Mult0|mult_core|romout[0][7]~8, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][6]~9 , p2_data|Mult0|mult_core|romout[0][6]~9, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , p2_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \p2_data|Add16~20 , p2_data|Add16~20, project, 1
instance = comp, \p2_data|Mult0|mult_core|_~1 , p2_data|Mult0|mult_core|_~1, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[2][4]~10 , p2_data|Mult0|mult_core|romout[2][4]~10, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][5]~11 , p2_data|Mult0|mult_core|romout[0][5]~11, project, 1
instance = comp, \p2_data|Mult0|mult_core|romout[0][4]~12 , p2_data|Mult0|mult_core|romout[0][4]~12, project, 1
instance = comp, \p2_data|Add18~0 , p2_data|Add18~0, project, 1
instance = comp, \p2_data|Add18~2 , p2_data|Add18~2, project, 1
instance = comp, \p2_data|Add18~4 , p2_data|Add18~4, project, 1
instance = comp, \p2_data|Add18~6 , p2_data|Add18~6, project, 1
instance = comp, \p2_data|Add18~8 , p2_data|Add18~8, project, 1
instance = comp, \p2_data|Add18~10 , p2_data|Add18~10, project, 1
instance = comp, \p2_data|Add18~12 , p2_data|Add18~12, project, 1
instance = comp, \p2_data|Add18~14 , p2_data|Add18~14, project, 1
instance = comp, \p2_data|Add18~16 , p2_data|Add18~16, project, 1
instance = comp, \p2_data|Add18~18 , p2_data|Add18~18, project, 1
instance = comp, \p2_data|Add18~20 , p2_data|Add18~20, project, 1
instance = comp, \p2_data|Add18~22 , p2_data|Add18~22, project, 1
instance = comp, \p2_data|Add21~1 , p2_data|Add21~1, project, 1
instance = comp, \p2_data|Add21~2 , p2_data|Add21~2, project, 1
instance = comp, \p2_data|Add21~4 , p2_data|Add21~4, project, 1
instance = comp, \p2_data|Add21~6 , p2_data|Add21~6, project, 1
instance = comp, \p2_data|Add21~8 , p2_data|Add21~8, project, 1
instance = comp, \p2_data|Add21~10 , p2_data|Add21~10, project, 1
instance = comp, \p2_data|Add21~12 , p2_data|Add21~12, project, 1
instance = comp, \p2_data|Add21~14 , p2_data|Add21~14, project, 1
instance = comp, \p2_data|Add21~16 , p2_data|Add21~16, project, 1
instance = comp, \p2_data|Add22~0 , p2_data|Add22~0, project, 1
instance = comp, \p2_data|Add22~2 , p2_data|Add22~2, project, 1
instance = comp, \p2_data|Add22~4 , p2_data|Add22~4, project, 1
instance = comp, \p2_data|Add22~6 , p2_data|Add22~6, project, 1
instance = comp, \p2_data|Add22~8 , p2_data|Add22~8, project, 1
instance = comp, \p2_data|Add22~10 , p2_data|Add22~10, project, 1
instance = comp, \p2_data|Add22~12 , p2_data|Add22~12, project, 1
instance = comp, \p2_data|Add22~14 , p2_data|Add22~14, project, 1
instance = comp, \p2_data|Add22~16 , p2_data|Add22~16, project, 1
instance = comp, \p2_data|Add22~18 , p2_data|Add22~18, project, 1
instance = comp, \p2_data|Add22~20 , p2_data|Add22~20, project, 1
instance = comp, \p2_data|Add22~22 , p2_data|Add22~22, project, 1
instance = comp, \p2_data|bigadd[13]~2 , p2_data|bigadd[13]~2, project, 1
instance = comp, \p2_data|bigadd[12]~3 , p2_data|bigadd[12]~3, project, 1
instance = comp, \p2_data|bigadd[11]~4 , p2_data|bigadd[11]~4, project, 1
instance = comp, \p2_data|bigadd[10]~5 , p2_data|bigadd[10]~5, project, 1
instance = comp, \p2_data|bigadd[9]~6 , p2_data|bigadd[9]~6, project, 1
instance = comp, \p2_data|Add13~0 , p2_data|Add13~0, project, 1
instance = comp, \p2_data|Add13~2 , p2_data|Add13~2, project, 1
instance = comp, \p2_data|Add13~4 , p2_data|Add13~4, project, 1
instance = comp, \p2_data|Add13~6 , p2_data|Add13~6, project, 1
instance = comp, \p2_data|Add13~8 , p2_data|Add13~8, project, 1
instance = comp, \p2_data|Add11~0 , p2_data|Add11~0, project, 1
instance = comp, \p2_data|Add11~2 , p2_data|Add11~2, project, 1
instance = comp, \p2_data|Add11~4 , p2_data|Add11~4, project, 1
instance = comp, \p2_data|rom_add[15]~13 , p2_data|rom_add[15]~13, project, 1
instance = comp, \p2_data|Add9~0 , p2_data|Add9~0, project, 1
instance = comp, \p2_data|Add9~2 , p2_data|Add9~2, project, 1
instance = comp, \p2_data|Add9~4 , p2_data|Add9~4, project, 1
instance = comp, \p2_data|rom_add[15]~14 , p2_data|rom_add[15]~14, project, 1
instance = comp, \p2_data|rom_add~31 , p2_data|rom_add~31, project, 1
instance = comp, \p2_data|bigadd[8]~7 , p2_data|bigadd[8]~7, project, 1
instance = comp, \p2_data|Add12~0 , p2_data|Add12~0, project, 1
instance = comp, \p2_data|Add12~2 , p2_data|Add12~2, project, 1
instance = comp, \p2_data|Add12~4 , p2_data|Add12~4, project, 1
instance = comp, \p2_data|Add12~6 , p2_data|Add12~6, project, 1
instance = comp, \p2_data|Add12~8 , p2_data|Add12~8, project, 1
instance = comp, \p2_data|Add12~10 , p2_data|Add12~10, project, 1
instance = comp, \p2_data|rom_add~32 , p2_data|rom_add~32, project, 1
instance = comp, \p2_data|rom_add[15]~17 , p2_data|rom_add[15]~17, project, 1
instance = comp, \p2_data|rom_add~33 , p2_data|rom_add~33, project, 1
instance = comp, \p2_data|Add14~0 , p2_data|Add14~0, project, 1
instance = comp, \p2_data|Add14~2 , p2_data|Add14~2, project, 1
instance = comp, \p2_data|Add14~4 , p2_data|Add14~4, project, 1
instance = comp, \p2_data|Add14~6 , p2_data|Add14~6, project, 1
instance = comp, \p2_data|Add14~8 , p2_data|Add14~8, project, 1
instance = comp, \p2_data|Add14~10 , p2_data|Add14~10, project, 1
instance = comp, \p2_data|rom_add~34 , p2_data|rom_add~34, project, 1
instance = comp, \p2_data|Add6~0 , p2_data|Add6~0, project, 1
instance = comp, \p2_data|Add6~2 , p2_data|Add6~2, project, 1
instance = comp, \p2_data|Add6~4 , p2_data|Add6~4, project, 1
instance = comp, \p2_data|rom_add~35 , p2_data|rom_add~35, project, 1
instance = comp, \p2_data|rom_add~39 , p2_data|rom_add~39, project, 1
instance = comp, \p2_data|rom_add~28 , p2_data|rom_add~28, project, 1
instance = comp, \p2_data|rom_add~29 , p2_data|rom_add~29, project, 1
instance = comp, \p2_data|rom_add[15]~26 , p2_data|rom_add[15]~26, project, 1
instance = comp, \p2_data|rom_add~25 , p2_data|rom_add~25, project, 1
instance = comp, \p2_data|rom_add[15]~27 , p2_data|rom_add[15]~27, project, 1
instance = comp, \p2_data|rom_add[15]~30 , p2_data|rom_add[15]~30, project, 1
instance = comp, \p2_data|rom_add[13] , p2_data|rom_add[13], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|address_reg_a[0]~feeder , p2_read|mem_rtl_0|auto_generated|address_reg_a[0]~feeder, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|address_reg_a[0] , p2_read|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \p2_data|Add0~16 , p2_data|Add0~16, project, 1
instance = comp, \p2_data|Add1~12 , p2_data|Add1~12, project, 1
instance = comp, \p2_data|Add3~16 , p2_data|Add3~16, project, 1
instance = comp, \p2_data|Add4~12 , p2_data|Add4~12, project, 1
instance = comp, \p2_data|Add17~18 , p2_data|Add17~18, project, 1
instance = comp, \p2_data|Add20~18 , p2_data|Add20~18, project, 1
instance = comp, \p2_data|add[14]~1 , p2_data|add[14]~1, project, 1
instance = comp, \p2_data|Add8~2 , p2_data|Add8~2, project, 1
instance = comp, \p2_data|Add6~6 , p2_data|Add6~6, project, 1
instance = comp, \p2_data|Add9~6 , p2_data|Add9~6, project, 1
instance = comp, \p2_data|Mult0|mult_core|_~0 , p2_data|Mult0|mult_core|_~0, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 , p2_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \p2_data|Add22~24 , p2_data|Add22~24, project, 1
instance = comp, \p2_data|Add18~24 , p2_data|Add18~24, project, 1
instance = comp, \p2_data|bigadd[14]~1 , p2_data|bigadd[14]~1, project, 1
instance = comp, \p2_data|Add11~6 , p2_data|Add11~6, project, 1
instance = comp, \p2_data|Add12~12 , p2_data|Add12~12, project, 1
instance = comp, \p2_data|Add10~1 , p2_data|Add10~1, project, 1
instance = comp, \p2_data|rom_add~40 , p2_data|rom_add~40, project, 1
instance = comp, \p2_data|rom_add~41 , p2_data|rom_add~41, project, 1
instance = comp, \p2_data|Add13~10 , p2_data|Add13~10, project, 1
instance = comp, \p2_data|Add14~12 , p2_data|Add14~12, project, 1
instance = comp, \p2_data|rom_add~42 , p2_data|rom_add~42, project, 1
instance = comp, \p2_data|rom_add~43 , p2_data|rom_add~43, project, 1
instance = comp, \p2_data|Add7~10 , p2_data|Add7~10, project, 1
instance = comp, \p2_data|rom_add~44 , p2_data|rom_add~44, project, 1
instance = comp, \p2_data|rom_add~45 , p2_data|rom_add~45, project, 1
instance = comp, \p2_data|rom_add~46 , p2_data|rom_add~46, project, 1
instance = comp, \p2_data|Add5~8 , p2_data|Add5~8, project, 1
instance = comp, \p2_data|rom_add~47 , p2_data|rom_add~47, project, 1
instance = comp, \p2_data|rom_add[14] , p2_data|rom_add[14], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|address_reg_a[1]~feeder , p2_read|mem_rtl_0|auto_generated|address_reg_a[1]~feeder, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|address_reg_a[1] , p2_read|mem_rtl_0|auto_generated|address_reg_a[1], project, 1
instance = comp, \p2_data|Add17~20 , p2_data|Add17~20, project, 1
instance = comp, \p2_data|Add20~20 , p2_data|Add20~20, project, 1
instance = comp, \p2_data|add[15]~0 , p2_data|add[15]~0, project, 1
instance = comp, \p2_data|Add7~12 , p2_data|Add7~12, project, 1
instance = comp, \p2_data|Add8~0 , p2_data|Add8~0, project, 1
instance = comp, \p2_data|rom_add~21 , p2_data|rom_add~21, project, 1
instance = comp, \p2_data|Add0~18 , p2_data|Add0~18, project, 1
instance = comp, \p2_data|Add1~14 , p2_data|Add1~14, project, 1
instance = comp, \p2_data|Add3~18 , p2_data|Add3~18, project, 1
instance = comp, \p2_data|Add4~14 , p2_data|Add4~14, project, 1
instance = comp, \p2_data|rom_add~22 , p2_data|rom_add~22, project, 1
instance = comp, \p2_data|Add5~10 , p2_data|Add5~10, project, 1
instance = comp, \p2_data|rom_add~23 , p2_data|rom_add~23, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 , p2_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, project, 1
instance = comp, \p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , p2_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \p2_data|Add18~26 , p2_data|Add18~26, project, 1
instance = comp, \p2_data|Add22~26 , p2_data|Add22~26, project, 1
instance = comp, \p2_data|bigadd[15]~0 , p2_data|bigadd[15]~0, project, 1
instance = comp, \p2_data|Add14~14 , p2_data|Add14~14, project, 1
instance = comp, \p2_data|Add11~8 , p2_data|Add11~8, project, 1
instance = comp, \p2_data|Add12~14 , p2_data|Add12~14, project, 1
instance = comp, \p2_data|Add9~8 , p2_data|Add9~8, project, 1
instance = comp, \p2_data|Add10~0 , p2_data|Add10~0, project, 1
instance = comp, \p2_data|rom_add~15 , p2_data|rom_add~15, project, 1
instance = comp, \p2_data|rom_add~16 , p2_data|rom_add~16, project, 1
instance = comp, \p2_data|rom_add~18 , p2_data|rom_add~18, project, 1
instance = comp, \p2_data|Add13~12 , p2_data|Add13~12, project, 1
instance = comp, \p2_data|rom_add~19 , p2_data|rom_add~19, project, 1
instance = comp, \p2_data|Add6~8 , p2_data|Add6~8, project, 1
instance = comp, \p2_data|rom_add~20 , p2_data|rom_add~20, project, 1
instance = comp, \p2_data|rom_add~24 , p2_data|rom_add~24, project, 1
instance = comp, \p2_data|rom_add[15] , p2_data|rom_add[15], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode57w[3] , p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode57w[3], project, 1
instance = comp, \p2_data|rom_add~48 , p2_data|rom_add~48, project, 1
instance = comp, \p2_data|rom_add[1]~50 , p2_data|rom_add[1]~50, project, 1
instance = comp, \p2_data|rom_add~49 , p2_data|rom_add~49, project, 1
instance = comp, \p2_data|rom_add~131 , p2_data|rom_add~131, project, 1
instance = comp, \p2_data|rom_add[1]~51 , p2_data|rom_add[1]~51, project, 1
instance = comp, \p2_data|rom_add[0] , p2_data|rom_add[0], project, 1
instance = comp, \p2_data|rom_add~52 , p2_data|rom_add~52, project, 1
instance = comp, \p2_data|rom_add[1] , p2_data|rom_add[1], project, 1
instance = comp, \p2_data|rom_add[2]~54 , p2_data|rom_add[2]~54, project, 1
instance = comp, \p2_data|rom_add[2]~55 , p2_data|rom_add[2]~55, project, 1
instance = comp, \p2_data|rom_add~53 , p2_data|rom_add~53, project, 1
instance = comp, \p2_data|rom_add~56 , p2_data|rom_add~56, project, 1
instance = comp, \p2_data|rom_add[2] , p2_data|rom_add[2], project, 1
instance = comp, \p2_data|rom_add~57 , p2_data|rom_add~57, project, 1
instance = comp, \p2_data|rom_add~58 , p2_data|rom_add~58, project, 1
instance = comp, \p2_data|rom_add[3] , p2_data|rom_add[3], project, 1
instance = comp, \p2_data|rom_add~59 , p2_data|rom_add~59, project, 1
instance = comp, \p2_data|rom_add~60 , p2_data|rom_add~60, project, 1
instance = comp, \p2_data|rom_add[4] , p2_data|rom_add[4], project, 1
instance = comp, \p2_data|rom_add~61 , p2_data|rom_add~61, project, 1
instance = comp, \p2_data|rom_add~62 , p2_data|rom_add~62, project, 1
instance = comp, \p2_data|rom_add~63 , p2_data|rom_add~63, project, 1
instance = comp, \p2_data|rom_add[5] , p2_data|rom_add[5], project, 1
instance = comp, \p2_data|rom_add~65 , p2_data|rom_add~65, project, 1
instance = comp, \p2_data|rom_add~66 , p2_data|rom_add~66, project, 1
instance = comp, \p2_data|rom_add~64 , p2_data|rom_add~64, project, 1
instance = comp, \p2_data|rom_add~67 , p2_data|rom_add~67, project, 1
instance = comp, \p2_data|rom_add[6] , p2_data|rom_add[6], project, 1
instance = comp, \p2_data|rom_add~68 , p2_data|rom_add~68, project, 1
instance = comp, \p2_data|rom_add~69 , p2_data|rom_add~69, project, 1
instance = comp, \p2_data|rom_add~70 , p2_data|rom_add~70, project, 1
instance = comp, \p2_data|rom_add~71 , p2_data|rom_add~71, project, 1
instance = comp, \p2_data|rom_add[7] , p2_data|rom_add[7], project, 1
instance = comp, \p2_data|rom_add~73 , p2_data|rom_add~73, project, 1
instance = comp, \p2_data|rom_add~74 , p2_data|rom_add~74, project, 1
instance = comp, \p2_data|rom_add~132 , p2_data|rom_add~132, project, 1
instance = comp, \p2_data|Equal4~1 , p2_data|Equal4~1, project, 1
instance = comp, \p2_data|rom_add~75 , p2_data|rom_add~75, project, 1
instance = comp, \p2_data|rom_add~76 , p2_data|rom_add~76, project, 1
instance = comp, \p2_data|rom_add~77 , p2_data|rom_add~77, project, 1
instance = comp, \p2_data|rom_add~78 , p2_data|rom_add~78, project, 1
instance = comp, \p2_data|rom_add~79 , p2_data|rom_add~79, project, 1
instance = comp, \p2_data|rom_add~72 , p2_data|rom_add~72, project, 1
instance = comp, \p2_data|rom_add~80 , p2_data|rom_add~80, project, 1
instance = comp, \p2_data|rom_add[8] , p2_data|rom_add[8], project, 1
instance = comp, \p2_data|rom_add~89 , p2_data|rom_add~89, project, 1
instance = comp, \p2_data|rom_add~88 , p2_data|rom_add~88, project, 1
instance = comp, \p2_data|rom_add~85 , p2_data|rom_add~85, project, 1
instance = comp, \p2_data|rom_add~83 , p2_data|rom_add~83, project, 1
instance = comp, \p2_data|rom_add~84 , p2_data|rom_add~84, project, 1
instance = comp, \p2_data|rom_add~86 , p2_data|rom_add~86, project, 1
instance = comp, \p2_data|rom_add~82 , p2_data|rom_add~82, project, 1
instance = comp, \p2_data|rom_add~87 , p2_data|rom_add~87, project, 1
instance = comp, \p2_data|rom_add~90 , p2_data|rom_add~90, project, 1
instance = comp, \p2_data|rom_add~81 , p2_data|rom_add~81, project, 1
instance = comp, \p2_data|rom_add~91 , p2_data|rom_add~91, project, 1
instance = comp, \p2_data|rom_add[9] , p2_data|rom_add[9], project, 1
instance = comp, \p2_data|rom_add~92 , p2_data|rom_add~92, project, 1
instance = comp, \p2_data|always0~0 , p2_data|always0~0, project, 1
instance = comp, \p2_data|rom_add~95 , p2_data|rom_add~95, project, 1
instance = comp, \p2_data|rom_add~93 , p2_data|rom_add~93, project, 1
instance = comp, \p2_data|rom_add~94 , p2_data|rom_add~94, project, 1
instance = comp, \p2_data|rom_add~96 , p2_data|rom_add~96, project, 1
instance = comp, \p2_data|rom_add~97 , p2_data|rom_add~97, project, 1
instance = comp, \p2_data|rom_add~98 , p2_data|rom_add~98, project, 1
instance = comp, \p2_data|rom_add~99 , p2_data|rom_add~99, project, 1
instance = comp, \p2_data|rom_add~100 , p2_data|rom_add~100, project, 1
instance = comp, \p2_data|rom_add[10] , p2_data|rom_add[10], project, 1
instance = comp, \p2_data|rom_add~101 , p2_data|rom_add~101, project, 1
instance = comp, \p2_data|rom_add~102 , p2_data|rom_add~102, project, 1
instance = comp, \p2_data|rom_add~103 , p2_data|rom_add~103, project, 1
instance = comp, \p2_data|rom_add~133 , p2_data|rom_add~133, project, 1
instance = comp, \p2_data|rom_add~109 , p2_data|rom_add~109, project, 1
instance = comp, \p2_data|rom_add~110 , p2_data|rom_add~110, project, 1
instance = comp, \p2_data|rom_add~111 , p2_data|rom_add~111, project, 1
instance = comp, \p2_data|rom_add~112 , p2_data|rom_add~112, project, 1
instance = comp, \p2_data|rom_add~113 , p2_data|rom_add~113, project, 1
instance = comp, \p2_data|rom_add~106 , p2_data|rom_add~106, project, 1
instance = comp, \p2_data|rom_add~105 , p2_data|rom_add~105, project, 1
instance = comp, \p2_data|rom_add~107 , p2_data|rom_add~107, project, 1
instance = comp, \p2_data|rom_add~108 , p2_data|rom_add~108, project, 1
instance = comp, \p2_data|rom_add~114 , p2_data|rom_add~114, project, 1
instance = comp, \p2_data|rom_add~104 , p2_data|rom_add~104, project, 1
instance = comp, \p2_data|rom_add~115 , p2_data|rom_add~115, project, 1
instance = comp, \p2_data|rom_add~116 , p2_data|rom_add~116, project, 1
instance = comp, \p2_data|rom_add[11] , p2_data|rom_add[11], project, 1
instance = comp, \p2_data|rom_add~120 , p2_data|rom_add~120, project, 1
instance = comp, \p2_data|rom_add~119 , p2_data|rom_add~119, project, 1
instance = comp, \p2_data|rom_add~121 , p2_data|rom_add~121, project, 1
instance = comp, \p2_data|rom_add~118 , p2_data|rom_add~118, project, 1
instance = comp, \p2_data|rom_add~122 , p2_data|rom_add~122, project, 1
instance = comp, \p2_data|rom_add~134 , p2_data|rom_add~134, project, 1
instance = comp, \p2_data|rom_add~123 , p2_data|rom_add~123, project, 1
instance = comp, \p2_data|rom_add~124 , p2_data|rom_add~124, project, 1
instance = comp, \p2_data|rom_add~125 , p2_data|rom_add~125, project, 1
instance = comp, \p2_data|rom_add~126 , p2_data|rom_add~126, project, 1
instance = comp, \p2_data|rom_add~127 , p2_data|rom_add~127, project, 1
instance = comp, \p2_data|rom_add~117 , p2_data|rom_add~117, project, 1
instance = comp, \p2_data|rom_add~128 , p2_data|rom_add~128, project, 1
instance = comp, \p2_data|rom_add~129 , p2_data|rom_add~129, project, 1
instance = comp, \p2_data|rom_add~130 , p2_data|rom_add~130, project, 1
instance = comp, \p2_data|rom_add[12] , p2_data|rom_add[12], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a1 , p2_read|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode75w[3] , p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode75w[3], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a3 , p2_read|mem_rtl_0|auto_generated|ram_block1a3, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs223w[0]~0 , p2_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs223w[0]~0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode108w[3]~0 , p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode108w[3]~0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a8 , p2_read|mem_rtl_0|auto_generated|ram_block1a8, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|address_reg_a[2] , p2_read|mem_rtl_0|auto_generated|address_reg_a[2], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode86w[3] , p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode86w[3], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a5 , p2_read|mem_rtl_0|auto_generated|ram_block1a5, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode97w[3] , p2_read|mem_rtl_0|auto_generated|rden_decode|w_anode97w[3], project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a7 , p2_read|mem_rtl_0|auto_generated|ram_block1a7, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~0 , p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~1 , p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~1, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a2 , p2_read|mem_rtl_0|auto_generated|ram_block1a2, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a0 , p2_read|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs175w[0]~0 , p2_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs175w[0]~0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a4 , p2_read|mem_rtl_0|auto_generated|ram_block1a4, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|ram_block1a6 , p2_read|mem_rtl_0|auto_generated|ram_block1a6, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~0 , p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~0, project, 1
instance = comp, \p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~1 , p2_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~1, project, 1
instance = comp, \bc|Add11~0 , bc|Add11~0, project, 1
instance = comp, \bc|Add11~2 , bc|Add11~2, project, 1
instance = comp, \bc|Add11~4 , bc|Add11~4, project, 1
instance = comp, \bc|Add11~6 , bc|Add11~6, project, 1
instance = comp, \bc|Add11~8 , bc|Add11~8, project, 1
instance = comp, \bc|always9~22 , bc|always9~22, project, 1
instance = comp, \bc|Add11~10 , bc|Add11~10, project, 1
instance = comp, \bc|Add11~12 , bc|Add11~12, project, 1
instance = comp, \bc|always9~23 , bc|always9~23, project, 1
instance = comp, \bc|Add11~14 , bc|Add11~14, project, 1
instance = comp, \bc|Add11~16 , bc|Add11~16, project, 1
instance = comp, \bc|Add11~18 , bc|Add11~18, project, 1
instance = comp, \bc|Add10~1 , bc|Add10~1, project, 1
instance = comp, \bc|Add10~3 , bc|Add10~3, project, 1
instance = comp, \bc|Add10~5 , bc|Add10~5, project, 1
instance = comp, \bc|Add10~6 , bc|Add10~6, project, 1
instance = comp, \bc|Add10~8 , bc|Add10~8, project, 1
instance = comp, \bc|Add10~10 , bc|Add10~10, project, 1
instance = comp, \bc|Add10~12 , bc|Add10~12, project, 1
instance = comp, \bc|Add10~14 , bc|Add10~14, project, 1
instance = comp, \bc|Add10~16 , bc|Add10~16, project, 1
instance = comp, \bc|LessThan11~1 , bc|LessThan11~1, project, 1
instance = comp, \bc|LessThan11~3 , bc|LessThan11~3, project, 1
instance = comp, \bc|LessThan11~5 , bc|LessThan11~5, project, 1
instance = comp, \bc|LessThan11~7 , bc|LessThan11~7, project, 1
instance = comp, \bc|LessThan11~9 , bc|LessThan11~9, project, 1
instance = comp, \bc|LessThan11~11 , bc|LessThan11~11, project, 1
instance = comp, \bc|LessThan11~13 , bc|LessThan11~13, project, 1
instance = comp, \bc|LessThan11~15 , bc|LessThan11~15, project, 1
instance = comp, \bc|LessThan11~17 , bc|LessThan11~17, project, 1
instance = comp, \bc|LessThan11~18 , bc|LessThan11~18, project, 1
instance = comp, \bc|Add10~18 , bc|Add10~18, project, 1
instance = comp, \bc|always9~24 , bc|always9~24, project, 1
instance = comp, \bc|always9~25 , bc|always9~25, project, 1
instance = comp, \bc|always9~20 , bc|always9~20, project, 1
instance = comp, \bc|always9~21 , bc|always9~21, project, 1
instance = comp, \bc|always9~26 , bc|always9~26, project, 1
instance = comp, \bc|Red[4]~3 , bc|Red[4]~3, project, 1
instance = comp, \p1_data|rom_add[15]~10 , p1_data|rom_add[15]~10, project, 1
instance = comp, \p1_data|Add16~1 , p1_data|Add16~1, project, 1
instance = comp, \p1_data|Add16~2 , p1_data|Add16~2, project, 1
instance = comp, \p1_data|Add16~4 , p1_data|Add16~4, project, 1
instance = comp, \p1_data|Add16~6 , p1_data|Add16~6, project, 1
instance = comp, \p1_data|Add16~8 , p1_data|Add16~8, project, 1
instance = comp, \p1_data|Add16~10 , p1_data|Add16~10, project, 1
instance = comp, \p1_data|Add16~12 , p1_data|Add16~12, project, 1
instance = comp, \p1_data|Add16~14 , p1_data|Add16~14, project, 1
instance = comp, \p1_data|Add16~16 , p1_data|Add16~16, project, 1
instance = comp, \p1_data|Add16~18 , p1_data|Add16~18, project, 1
instance = comp, \p1_data|Add15~1 , p1_data|Add15~1, project, 1
instance = comp, \p1_data|Add15~2 , p1_data|Add15~2, project, 1
instance = comp, \p1_data|Add15~4 , p1_data|Add15~4, project, 1
instance = comp, \p1_data|Add15~6 , p1_data|Add15~6, project, 1
instance = comp, \p1_data|Add15~8 , p1_data|Add15~8, project, 1
instance = comp, \p1_data|Add15~10 , p1_data|Add15~10, project, 1
instance = comp, \p1_data|Add15~12 , p1_data|Add15~12, project, 1
instance = comp, \p1_data|Add15~14 , p1_data|Add15~14, project, 1
instance = comp, \p1_data|Add15~16 , p1_data|Add15~16, project, 1
instance = comp, \p1_data|Add15~18 , p1_data|Add15~18, project, 1
instance = comp, \p1_data|Add15~20 , p1_data|Add15~20, project, 1
instance = comp, \p1_data|Add17~0 , p1_data|Add17~0, project, 1
instance = comp, \p1_data|Add17~2 , p1_data|Add17~2, project, 1
instance = comp, \p1_data|Add17~4 , p1_data|Add17~4, project, 1
instance = comp, \p1_data|Add17~6 , p1_data|Add17~6, project, 1
instance = comp, \p1_data|Add17~8 , p1_data|Add17~8, project, 1
instance = comp, \p1_data|Add17~10 , p1_data|Add17~10, project, 1
instance = comp, \p1_data|Add17~12 , p1_data|Add17~12, project, 1
instance = comp, \p1_data|Add17~14 , p1_data|Add17~14, project, 1
instance = comp, \p1_data|Add17~16 , p1_data|Add17~16, project, 1
instance = comp, \p1_data|Add19~1 , p1_data|Add19~1, project, 1
instance = comp, \p1_data|Add19~2 , p1_data|Add19~2, project, 1
instance = comp, \p1_data|Add19~4 , p1_data|Add19~4, project, 1
instance = comp, \p1_data|Add19~6 , p1_data|Add19~6, project, 1
instance = comp, \p1_data|Add19~8 , p1_data|Add19~8, project, 1
instance = comp, \p1_data|Add19~10 , p1_data|Add19~10, project, 1
instance = comp, \p1_data|Add20~0 , p1_data|Add20~0, project, 1
instance = comp, \p1_data|Add20~2 , p1_data|Add20~2, project, 1
instance = comp, \p1_data|Add20~4 , p1_data|Add20~4, project, 1
instance = comp, \p1_data|Add20~6 , p1_data|Add20~6, project, 1
instance = comp, \p1_data|Add20~8 , p1_data|Add20~8, project, 1
instance = comp, \p1_data|Add20~10 , p1_data|Add20~10, project, 1
instance = comp, \p1_data|Add20~12 , p1_data|Add20~12, project, 1
instance = comp, \p1_data|Add20~14 , p1_data|Add20~14, project, 1
instance = comp, \p1_data|Add20~16 , p1_data|Add20~16, project, 1
instance = comp, \p1_data|add[13]~2 , p1_data|add[13]~2, project, 1
instance = comp, \p1_data|add[12]~3 , p1_data|add[12]~3, project, 1
instance = comp, \p1_data|add[11]~4 , p1_data|add[11]~4, project, 1
instance = comp, \p1_data|add[10]~5 , p1_data|add[10]~5, project, 1
instance = comp, \p1_data|Add5~0 , p1_data|Add5~0, project, 1
instance = comp, \p1_data|Add5~2 , p1_data|Add5~2, project, 1
instance = comp, \p1_data|Add5~4 , p1_data|Add5~4, project, 1
instance = comp, \p1_data|Add5~6 , p1_data|Add5~6, project, 1
instance = comp, \p1_data|Add0~0 , p1_data|Add0~0, project, 1
instance = comp, \p1_data|Add0~2 , p1_data|Add0~2, project, 1
instance = comp, \p1_data|Add0~4 , p1_data|Add0~4, project, 1
instance = comp, \p1_data|Add0~6 , p1_data|Add0~6, project, 1
instance = comp, \p1_data|Add0~8 , p1_data|Add0~8, project, 1
instance = comp, \p1_data|Add0~10 , p1_data|Add0~10, project, 1
instance = comp, \p1_data|Add0~12 , p1_data|Add0~12, project, 1
instance = comp, \p1_data|Add0~14 , p1_data|Add0~14, project, 1
instance = comp, \p1_data|Add1~0 , p1_data|Add1~0, project, 1
instance = comp, \p1_data|Add1~2 , p1_data|Add1~2, project, 1
instance = comp, \p1_data|Add1~4 , p1_data|Add1~4, project, 1
instance = comp, \p1_data|Add1~6 , p1_data|Add1~6, project, 1
instance = comp, \p1_data|Add1~8 , p1_data|Add1~8, project, 1
instance = comp, \p1_data|Add1~10 , p1_data|Add1~10, project, 1
instance = comp, \p1_data|rom_add[15]~11 , p1_data|rom_add[15]~11, project, 1
instance = comp, \p1_data|add[9]~6 , p1_data|add[9]~6, project, 1
instance = comp, \p1_data|Add7~0 , p1_data|Add7~0, project, 1
instance = comp, \p1_data|Add7~2 , p1_data|Add7~2, project, 1
instance = comp, \p1_data|Add7~4 , p1_data|Add7~4, project, 1
instance = comp, \p1_data|Add7~6 , p1_data|Add7~6, project, 1
instance = comp, \p1_data|Add7~8 , p1_data|Add7~8, project, 1
instance = comp, \p1_data|rom_add[15]~17 , p1_data|rom_add[15]~17, project, 1
instance = comp, \p1_data|rom_add[15]~13 , p1_data|rom_add[15]~13, project, 1
instance = comp, \p1_data|Add16~20 , p1_data|Add16~20, project, 1
instance = comp, \p1_data|Mult0|mult_core|_~1 , p1_data|Mult0|mult_core|_~1, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][9]~0 , p1_data|Mult0|mult_core|romout[1][9]~0, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][8]~1 , p1_data|Mult0|mult_core|romout[1][8]~1, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][7]~2 , p1_data|Mult0|mult_core|romout[1][7]~2, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][6]~3 , p1_data|Mult0|mult_core|romout[1][6]~3, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][5]~4 , p1_data|Mult0|mult_core|romout[1][5]~4, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][9]~5 , p1_data|Mult0|mult_core|romout[0][9]~5, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[1][4]~6 , p1_data|Mult0|mult_core|romout[1][4]~6, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][8]~7 , p1_data|Mult0|mult_core|romout[0][8]~7, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][7]~8 , p1_data|Mult0|mult_core|romout[0][7]~8, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][6]~9 , p1_data|Mult0|mult_core|romout[0][6]~9, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , p1_data|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[2][4]~10 , p1_data|Mult0|mult_core|romout[2][4]~10, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][5]~11 , p1_data|Mult0|mult_core|romout[0][5]~11, project, 1
instance = comp, \p1_data|Mult0|mult_core|romout[0][4]~12 , p1_data|Mult0|mult_core|romout[0][4]~12, project, 1
instance = comp, \p1_data|Add18~0 , p1_data|Add18~0, project, 1
instance = comp, \p1_data|Add18~2 , p1_data|Add18~2, project, 1
instance = comp, \p1_data|Add18~4 , p1_data|Add18~4, project, 1
instance = comp, \p1_data|Add18~6 , p1_data|Add18~6, project, 1
instance = comp, \p1_data|Add18~8 , p1_data|Add18~8, project, 1
instance = comp, \p1_data|Add18~10 , p1_data|Add18~10, project, 1
instance = comp, \p1_data|Add18~12 , p1_data|Add18~12, project, 1
instance = comp, \p1_data|Add18~14 , p1_data|Add18~14, project, 1
instance = comp, \p1_data|Add18~16 , p1_data|Add18~16, project, 1
instance = comp, \p1_data|Add18~18 , p1_data|Add18~18, project, 1
instance = comp, \p1_data|Add18~20 , p1_data|Add18~20, project, 1
instance = comp, \p1_data|Add18~22 , p1_data|Add18~22, project, 1
instance = comp, \p1_data|Add21~1 , p1_data|Add21~1, project, 1
instance = comp, \p1_data|Add21~2 , p1_data|Add21~2, project, 1
instance = comp, \p1_data|Add21~4 , p1_data|Add21~4, project, 1
instance = comp, \p1_data|Add21~6 , p1_data|Add21~6, project, 1
instance = comp, \p1_data|Add21~8 , p1_data|Add21~8, project, 1
instance = comp, \p1_data|Add21~10 , p1_data|Add21~10, project, 1
instance = comp, \p1_data|Add21~12 , p1_data|Add21~12, project, 1
instance = comp, \p1_data|Add21~14 , p1_data|Add21~14, project, 1
instance = comp, \p1_data|Add21~16 , p1_data|Add21~16, project, 1
instance = comp, \p1_data|Add22~0 , p1_data|Add22~0, project, 1
instance = comp, \p1_data|Add22~2 , p1_data|Add22~2, project, 1
instance = comp, \p1_data|Add22~4 , p1_data|Add22~4, project, 1
instance = comp, \p1_data|Add22~6 , p1_data|Add22~6, project, 1
instance = comp, \p1_data|Add22~8 , p1_data|Add22~8, project, 1
instance = comp, \p1_data|Add22~10 , p1_data|Add22~10, project, 1
instance = comp, \p1_data|Add22~12 , p1_data|Add22~12, project, 1
instance = comp, \p1_data|Add22~14 , p1_data|Add22~14, project, 1
instance = comp, \p1_data|Add22~16 , p1_data|Add22~16, project, 1
instance = comp, \p1_data|Add22~18 , p1_data|Add22~18, project, 1
instance = comp, \p1_data|Add22~20 , p1_data|Add22~20, project, 1
instance = comp, \p1_data|Add22~22 , p1_data|Add22~22, project, 1
instance = comp, \p1_data|bigadd[13]~2 , p1_data|bigadd[13]~2, project, 1
instance = comp, \p1_data|bigadd[12]~3 , p1_data|bigadd[12]~3, project, 1
instance = comp, \p1_data|bigadd[11]~4 , p1_data|bigadd[11]~4, project, 1
instance = comp, \p1_data|Add11~0 , p1_data|Add11~0, project, 1
instance = comp, \p1_data|Add11~2 , p1_data|Add11~2, project, 1
instance = comp, \p1_data|Add11~4 , p1_data|Add11~4, project, 1
instance = comp, \p1_data|rom_add[15]~14 , p1_data|rom_add[15]~14, project, 1
instance = comp, \p1_data|Add9~0 , p1_data|Add9~0, project, 1
instance = comp, \p1_data|Add9~2 , p1_data|Add9~2, project, 1
instance = comp, \p1_data|Add9~4 , p1_data|Add9~4, project, 1
instance = comp, \p1_data|rom_add~32 , p1_data|rom_add~32, project, 1
instance = comp, \p1_data|bigadd[10]~5 , p1_data|bigadd[10]~5, project, 1
instance = comp, \p1_data|bigadd[9]~6 , p1_data|bigadd[9]~6, project, 1
instance = comp, \p1_data|bigadd[8]~7 , p1_data|bigadd[8]~7, project, 1
instance = comp, \p1_data|Add12~0 , p1_data|Add12~0, project, 1
instance = comp, \p1_data|Add12~2 , p1_data|Add12~2, project, 1
instance = comp, \p1_data|Add12~4 , p1_data|Add12~4, project, 1
instance = comp, \p1_data|Add12~6 , p1_data|Add12~6, project, 1
instance = comp, \p1_data|Add12~8 , p1_data|Add12~8, project, 1
instance = comp, \p1_data|Add12~10 , p1_data|Add12~10, project, 1
instance = comp, \p1_data|rom_add~33 , p1_data|rom_add~33, project, 1
instance = comp, \p1_data|Add13~0 , p1_data|Add13~0, project, 1
instance = comp, \p1_data|Add13~2 , p1_data|Add13~2, project, 1
instance = comp, \p1_data|Add13~4 , p1_data|Add13~4, project, 1
instance = comp, \p1_data|Add13~6 , p1_data|Add13~6, project, 1
instance = comp, \p1_data|Add13~8 , p1_data|Add13~8, project, 1
instance = comp, \p1_data|Equal4~1 , p1_data|Equal4~1, project, 1
instance = comp, \p1_data|rom_add[15]~12 , p1_data|rom_add[15]~12, project, 1
instance = comp, \p1_data|Add14~0 , p1_data|Add14~0, project, 1
instance = comp, \p1_data|Add14~2 , p1_data|Add14~2, project, 1
instance = comp, \p1_data|Add14~4 , p1_data|Add14~4, project, 1
instance = comp, \p1_data|Add14~6 , p1_data|Add14~6, project, 1
instance = comp, \p1_data|Add14~8 , p1_data|Add14~8, project, 1
instance = comp, \p1_data|Add14~10 , p1_data|Add14~10, project, 1
instance = comp, \p1_data|rom_add~34 , p1_data|rom_add~34, project, 1
instance = comp, \p1_data|rom_add~35 , p1_data|rom_add~35, project, 1
instance = comp, \p1_data|rom_add~36 , p1_data|rom_add~36, project, 1
instance = comp, \p1_data|Add2~0 , p1_data|Add2~0, project, 1
instance = comp, \p1_data|Add2~1 , p1_data|Add2~1, project, 1
instance = comp, \p1_data|Add2~2 , p1_data|Add2~2, project, 1
instance = comp, \p1_data|Add2~3 , p1_data|Add2~3, project, 1
instance = comp, \p1_data|Add3~0 , p1_data|Add3~0, project, 1
instance = comp, \p1_data|Add3~2 , p1_data|Add3~2, project, 1
instance = comp, \p1_data|Add3~4 , p1_data|Add3~4, project, 1
instance = comp, \p1_data|Add3~6 , p1_data|Add3~6, project, 1
instance = comp, \p1_data|Add3~8 , p1_data|Add3~8, project, 1
instance = comp, \p1_data|Add3~10 , p1_data|Add3~10, project, 1
instance = comp, \p1_data|Add3~12 , p1_data|Add3~12, project, 1
instance = comp, \p1_data|Add3~14 , p1_data|Add3~14, project, 1
instance = comp, \p1_data|Add4~0 , p1_data|Add4~0, project, 1
instance = comp, \p1_data|Add4~2 , p1_data|Add4~2, project, 1
instance = comp, \p1_data|Add4~4 , p1_data|Add4~4, project, 1
instance = comp, \p1_data|Add4~6 , p1_data|Add4~6, project, 1
instance = comp, \p1_data|Add4~8 , p1_data|Add4~8, project, 1
instance = comp, \p1_data|Add4~10 , p1_data|Add4~10, project, 1
instance = comp, \p1_data|Add8~1 , p1_data|Add8~1, project, 1
instance = comp, \p1_data|Add6~0 , p1_data|Add6~0, project, 1
instance = comp, \p1_data|Add6~2 , p1_data|Add6~2, project, 1
instance = comp, \p1_data|Add6~4 , p1_data|Add6~4, project, 1
instance = comp, \p1_data|rom_add~30 , p1_data|rom_add~30, project, 1
instance = comp, \p1_data|rom_add~31 , p1_data|rom_add~31, project, 1
instance = comp, \p1_data|rom_add~37 , p1_data|rom_add~37, project, 1
instance = comp, \p1_data|rom_add~38 , p1_data|rom_add~38, project, 1
instance = comp, \p1_data|rom_add~25 , p1_data|rom_add~25, project, 1
instance = comp, \p1_data|rom_add~28 , p1_data|rom_add~28, project, 1
instance = comp, \p1_data|rom_add[15]~26 , p1_data|rom_add[15]~26, project, 1
instance = comp, \p1_data|rom_add[15]~27 , p1_data|rom_add[15]~27, project, 1
instance = comp, \p1_data|rom_add[15]~29 , p1_data|rom_add[15]~29, project, 1
instance = comp, \p1_data|rom_add[13] , p1_data|rom_add[13], project, 1
instance = comp, \p1_data|Add17~18 , p1_data|Add17~18, project, 1
instance = comp, \p1_data|Add20~18 , p1_data|Add20~18, project, 1
instance = comp, \p1_data|add[14]~1 , p1_data|add[14]~1, project, 1
instance = comp, \p1_data|Add5~8 , p1_data|Add5~8, project, 1
instance = comp, \p1_data|Add3~16 , p1_data|Add3~16, project, 1
instance = comp, \p1_data|Add4~12 , p1_data|Add4~12, project, 1
instance = comp, \p1_data|Add6~6 , p1_data|Add6~6, project, 1
instance = comp, \p1_data|Add8~2 , p1_data|Add8~2, project, 1
instance = comp, \p1_data|Mult0|mult_core|_~0 , p1_data|Mult0|mult_core|_~0, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 , p1_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, project, 1
instance = comp, \p1_data|Add18~24 , p1_data|Add18~24, project, 1
instance = comp, \p1_data|Add22~24 , p1_data|Add22~24, project, 1
instance = comp, \p1_data|bigadd[14]~1 , p1_data|bigadd[14]~1, project, 1
instance = comp, \p1_data|Add12~12 , p1_data|Add12~12, project, 1
instance = comp, \p1_data|Add10~1 , p1_data|Add10~1, project, 1
instance = comp, \p1_data|rom_add~39 , p1_data|rom_add~39, project, 1
instance = comp, \p1_data|Add11~6 , p1_data|Add11~6, project, 1
instance = comp, \p1_data|Add9~6 , p1_data|Add9~6, project, 1
instance = comp, \p1_data|rom_add~40 , p1_data|rom_add~40, project, 1
instance = comp, \p1_data|Add13~10 , p1_data|Add13~10, project, 1
instance = comp, \p1_data|Add14~12 , p1_data|Add14~12, project, 1
instance = comp, \p1_data|rom_add~41 , p1_data|rom_add~41, project, 1
instance = comp, \p1_data|rom_add~42 , p1_data|rom_add~42, project, 1
instance = comp, \p1_data|Add7~10 , p1_data|Add7~10, project, 1
instance = comp, \p1_data|rom_add~43 , p1_data|rom_add~43, project, 1
instance = comp, \p1_data|rom_add~44 , p1_data|rom_add~44, project, 1
instance = comp, \p1_data|rom_add~45 , p1_data|rom_add~45, project, 1
instance = comp, \p1_data|Add0~16 , p1_data|Add0~16, project, 1
instance = comp, \p1_data|Add1~12 , p1_data|Add1~12, project, 1
instance = comp, \p1_data|rom_add~46 , p1_data|rom_add~46, project, 1
instance = comp, \p1_data|rom_add[14] , p1_data|rom_add[14], project, 1
instance = comp, \p1_data|Add17~20 , p1_data|Add17~20, project, 1
instance = comp, \p1_data|Add20~20 , p1_data|Add20~20, project, 1
instance = comp, \p1_data|add[15]~0 , p1_data|add[15]~0, project, 1
instance = comp, \p1_data|Add5~10 , p1_data|Add5~10, project, 1
instance = comp, \p1_data|Add0~18 , p1_data|Add0~18, project, 1
instance = comp, \p1_data|Add1~14 , p1_data|Add1~14, project, 1
instance = comp, \p1_data|Add3~18 , p1_data|Add3~18, project, 1
instance = comp, \p1_data|Add4~14 , p1_data|Add4~14, project, 1
instance = comp, \p1_data|rom_add~22 , p1_data|rom_add~22, project, 1
instance = comp, \p1_data|Add8~0 , p1_data|Add8~0, project, 1
instance = comp, \p1_data|Add7~12 , p1_data|Add7~12, project, 1
instance = comp, \p1_data|rom_add~21 , p1_data|rom_add~21, project, 1
instance = comp, \p1_data|rom_add~23 , p1_data|rom_add~23, project, 1
instance = comp, \p1_data|Add6~8 , p1_data|Add6~8, project, 1
instance = comp, \p1_data|Add9~8 , p1_data|Add9~8, project, 1
instance = comp, \p1_data|Add10~0 , p1_data|Add10~0, project, 1
instance = comp, \p1_data|rom_add~15 , p1_data|rom_add~15, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 , p1_data|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, project, 1
instance = comp, \p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , p1_data|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, project, 1
instance = comp, \p1_data|Add18~26 , p1_data|Add18~26, project, 1
instance = comp, \p1_data|Add22~26 , p1_data|Add22~26, project, 1
instance = comp, \p1_data|bigadd[15]~0 , p1_data|bigadd[15]~0, project, 1
instance = comp, \p1_data|Add12~14 , p1_data|Add12~14, project, 1
instance = comp, \p1_data|Add11~8 , p1_data|Add11~8, project, 1
instance = comp, \p1_data|rom_add~16 , p1_data|rom_add~16, project, 1
instance = comp, \p1_data|rom_add~18 , p1_data|rom_add~18, project, 1
instance = comp, \p1_data|Add14~14 , p1_data|Add14~14, project, 1
instance = comp, \p1_data|Add13~12 , p1_data|Add13~12, project, 1
instance = comp, \p1_data|rom_add~19 , p1_data|rom_add~19, project, 1
instance = comp, \p1_data|rom_add~20 , p1_data|rom_add~20, project, 1
instance = comp, \p1_data|rom_add~24 , p1_data|rom_add~24, project, 1
instance = comp, \p1_data|rom_add[15] , p1_data|rom_add[15], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode97w[3] , p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode97w[3], project, 1
instance = comp, \p1_data|rom_add~47 , p1_data|rom_add~47, project, 1
instance = comp, \p1_data|rom_add[0]~49 , p1_data|rom_add[0]~49, project, 1
instance = comp, \p1_data|rom_add~48 , p1_data|rom_add~48, project, 1
instance = comp, \p1_data|rom_add~131 , p1_data|rom_add~131, project, 1
instance = comp, \p1_data|rom_add[0]~50 , p1_data|rom_add[0]~50, project, 1
instance = comp, \p1_data|rom_add[0] , p1_data|rom_add[0], project, 1
instance = comp, \p1_data|rom_add~51 , p1_data|rom_add~51, project, 1
instance = comp, \p1_data|rom_add[1] , p1_data|rom_add[1], project, 1
instance = comp, \p1_data|rom_add~52 , p1_data|rom_add~52, project, 1
instance = comp, \p1_data|rom_add[4]~53 , p1_data|rom_add[4]~53, project, 1
instance = comp, \p1_data|rom_add[4]~54 , p1_data|rom_add[4]~54, project, 1
instance = comp, \p1_data|rom_add~55 , p1_data|rom_add~55, project, 1
instance = comp, \p1_data|rom_add[2] , p1_data|rom_add[2], project, 1
instance = comp, \p1_data|rom_add~56 , p1_data|rom_add~56, project, 1
instance = comp, \p1_data|rom_add~57 , p1_data|rom_add~57, project, 1
instance = comp, \p1_data|rom_add[3] , p1_data|rom_add[3], project, 1
instance = comp, \p1_data|rom_add~58 , p1_data|rom_add~58, project, 1
instance = comp, \p1_data|rom_add~59 , p1_data|rom_add~59, project, 1
instance = comp, \p1_data|rom_add[4] , p1_data|rom_add[4], project, 1
instance = comp, \p1_data|rom_add~60 , p1_data|rom_add~60, project, 1
instance = comp, \p1_data|rom_add~61 , p1_data|rom_add~61, project, 1
instance = comp, \p1_data|rom_add~62 , p1_data|rom_add~62, project, 1
instance = comp, \p1_data|rom_add[5] , p1_data|rom_add[5], project, 1
instance = comp, \p1_data|rom_add~63 , p1_data|rom_add~63, project, 1
instance = comp, \p1_data|rom_add~64 , p1_data|rom_add~64, project, 1
instance = comp, \p1_data|rom_add~65 , p1_data|rom_add~65, project, 1
instance = comp, \p1_data|rom_add~66 , p1_data|rom_add~66, project, 1
instance = comp, \p1_data|rom_add[6] , p1_data|rom_add[6], project, 1
instance = comp, \p1_data|rom_add~68 , p1_data|rom_add~68, project, 1
instance = comp, \p1_data|rom_add~69 , p1_data|rom_add~69, project, 1
instance = comp, \p1_data|rom_add~67 , p1_data|rom_add~67, project, 1
instance = comp, \p1_data|rom_add~70 , p1_data|rom_add~70, project, 1
instance = comp, \p1_data|rom_add[7] , p1_data|rom_add[7], project, 1
instance = comp, \p1_data|rom_add~71 , p1_data|rom_add~71, project, 1
instance = comp, \p1_data|rom_add~72 , p1_data|rom_add~72, project, 1
instance = comp, \p1_data|Equal4~2 , p1_data|Equal4~2, project, 1
instance = comp, \p1_data|rom_add~76 , p1_data|rom_add~76, project, 1
instance = comp, \p1_data|rom_add~77 , p1_data|rom_add~77, project, 1
instance = comp, \p1_data|rom_add~73 , p1_data|rom_add~73, project, 1
instance = comp, \p1_data|rom_add~74 , p1_data|rom_add~74, project, 1
instance = comp, \p1_data|rom_add~75 , p1_data|rom_add~75, project, 1
instance = comp, \p1_data|rom_add~78 , p1_data|rom_add~78, project, 1
instance = comp, \p1_data|rom_add~132 , p1_data|rom_add~132, project, 1
instance = comp, \p1_data|rom_add~79 , p1_data|rom_add~79, project, 1
instance = comp, \p1_data|rom_add~80 , p1_data|rom_add~80, project, 1
instance = comp, \p1_data|rom_add[8] , p1_data|rom_add[8], project, 1
instance = comp, \p1_data|rom_add~81 , p1_data|rom_add~81, project, 1
instance = comp, \p1_data|rom_add~89 , p1_data|rom_add~89, project, 1
instance = comp, \p1_data|rom_add~88 , p1_data|rom_add~88, project, 1
instance = comp, \p1_data|rom_add~82 , p1_data|rom_add~82, project, 1
instance = comp, \p1_data|rom_add~85 , p1_data|rom_add~85, project, 1
instance = comp, \p1_data|rom_add~83 , p1_data|rom_add~83, project, 1
instance = comp, \p1_data|rom_add~84 , p1_data|rom_add~84, project, 1
instance = comp, \p1_data|rom_add~86 , p1_data|rom_add~86, project, 1
instance = comp, \p1_data|rom_add~87 , p1_data|rom_add~87, project, 1
instance = comp, \p1_data|rom_add~90 , p1_data|rom_add~90, project, 1
instance = comp, \p1_data|rom_add~91 , p1_data|rom_add~91, project, 1
instance = comp, \p1_data|rom_add[9] , p1_data|rom_add[9], project, 1
instance = comp, \p1_data|rom_add~92 , p1_data|rom_add~92, project, 1
instance = comp, \p1_data|rom_add~94 , p1_data|rom_add~94, project, 1
instance = comp, \p1_data|rom_add~95 , p1_data|rom_add~95, project, 1
instance = comp, \p1_data|rom_add~96 , p1_data|rom_add~96, project, 1
instance = comp, \p1_data|rom_add~93 , p1_data|rom_add~93, project, 1
instance = comp, \p1_data|rom_add~97 , p1_data|rom_add~97, project, 1
instance = comp, \p1_data|always0~0 , p1_data|always0~0, project, 1
instance = comp, \p1_data|rom_add~98 , p1_data|rom_add~98, project, 1
instance = comp, \p1_data|rom_add~99 , p1_data|rom_add~99, project, 1
instance = comp, \p1_data|rom_add~100 , p1_data|rom_add~100, project, 1
instance = comp, \p1_data|rom_add[10] , p1_data|rom_add[10], project, 1
instance = comp, \p1_data|rom_add~103 , p1_data|rom_add~103, project, 1
instance = comp, \p1_data|rom_add~133 , p1_data|rom_add~133, project, 1
instance = comp, \p1_data|rom_add~109 , p1_data|rom_add~109, project, 1
instance = comp, \p1_data|rom_add~110 , p1_data|rom_add~110, project, 1
instance = comp, \p1_data|rom_add~111 , p1_data|rom_add~111, project, 1
instance = comp, \p1_data|rom_add~112 , p1_data|rom_add~112, project, 1
instance = comp, \p1_data|rom_add~113 , p1_data|rom_add~113, project, 1
instance = comp, \p1_data|rom_add~106 , p1_data|rom_add~106, project, 1
instance = comp, \p1_data|rom_add~105 , p1_data|rom_add~105, project, 1
instance = comp, \p1_data|rom_add~107 , p1_data|rom_add~107, project, 1
instance = comp, \p1_data|rom_add~108 , p1_data|rom_add~108, project, 1
instance = comp, \p1_data|rom_add~114 , p1_data|rom_add~114, project, 1
instance = comp, \p1_data|rom_add~104 , p1_data|rom_add~104, project, 1
instance = comp, \p1_data|rom_add~115 , p1_data|rom_add~115, project, 1
instance = comp, \p1_data|rom_add~101 , p1_data|rom_add~101, project, 1
instance = comp, \p1_data|rom_add~102 , p1_data|rom_add~102, project, 1
instance = comp, \p1_data|rom_add~116 , p1_data|rom_add~116, project, 1
instance = comp, \p1_data|rom_add[11] , p1_data|rom_add[11], project, 1
instance = comp, \p1_data|rom_add~117 , p1_data|rom_add~117, project, 1
instance = comp, \p1_data|rom_add~128 , p1_data|rom_add~128, project, 1
instance = comp, \p1_data|rom_add~129 , p1_data|rom_add~129, project, 1
instance = comp, \p1_data|rom_add~120 , p1_data|rom_add~120, project, 1
instance = comp, \p1_data|rom_add~119 , p1_data|rom_add~119, project, 1
instance = comp, \p1_data|rom_add~123 , p1_data|rom_add~123, project, 1
instance = comp, \p1_data|rom_add~124 , p1_data|rom_add~124, project, 1
instance = comp, \p1_data|rom_add~134 , p1_data|rom_add~134, project, 1
instance = comp, \p1_data|rom_add~125 , p1_data|rom_add~125, project, 1
instance = comp, \p1_data|rom_add~126 , p1_data|rom_add~126, project, 1
instance = comp, \p1_data|rom_add~118 , p1_data|rom_add~118, project, 1
instance = comp, \p1_data|rom_add~121 , p1_data|rom_add~121, project, 1
instance = comp, \p1_data|rom_add~122 , p1_data|rom_add~122, project, 1
instance = comp, \p1_data|rom_add~127 , p1_data|rom_add~127, project, 1
instance = comp, \p1_data|rom_add~130 , p1_data|rom_add~130, project, 1
instance = comp, \p1_data|rom_add[12] , p1_data|rom_add[12], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a7 , p1_read|mem_rtl_0|auto_generated|ram_block1a7, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|address_reg_a[1] , p1_read|mem_rtl_0|auto_generated|address_reg_a[1], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode86w[3] , p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode86w[3], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a5 , p1_read|mem_rtl_0|auto_generated|ram_block1a5, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|address_reg_a[0]~feeder , p1_read|mem_rtl_0|auto_generated|address_reg_a[0]~feeder, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|address_reg_a[0] , p1_read|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~0 , p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode75w[3] , p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode75w[3], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a3 , p1_read|mem_rtl_0|auto_generated|ram_block1a3, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode57w[3] , p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode57w[3], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a1 , p1_read|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs223w[0]~0 , p1_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs223w[0]~0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|address_reg_a[2] , p1_read|mem_rtl_0|auto_generated|address_reg_a[2], project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode108w[3]~0 , p1_read|mem_rtl_0|auto_generated|rden_decode|w_anode108w[3]~0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a8 , p1_read|mem_rtl_0|auto_generated|ram_block1a8, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~1 , p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result1w~1, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a4 , p1_read|mem_rtl_0|auto_generated|ram_block1a4, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a6 , p1_read|mem_rtl_0|auto_generated|ram_block1a6, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~0 , p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a2 , p1_read|mem_rtl_0|auto_generated|ram_block1a2, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|ram_block1a0 , p1_read|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs175w[0]~0 , p1_read|mem_rtl_0|auto_generated|mux2|w_mux_outputs175w[0]~0, project, 1
instance = comp, \p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~1 , p1_read|mem_rtl_0|auto_generated|mux2|muxlut_result0w~1, project, 1
instance = comp, \bc|Decoder3~0 , bc|Decoder3~0, project, 1
instance = comp, \bc|Add9~0 , bc|Add9~0, project, 1
instance = comp, \bc|Add9~2 , bc|Add9~2, project, 1
instance = comp, \bc|Add9~4 , bc|Add9~4, project, 1
instance = comp, \bc|Add9~6 , bc|Add9~6, project, 1
instance = comp, \bc|Add9~8 , bc|Add9~8, project, 1
instance = comp, \bc|Add9~10 , bc|Add9~10, project, 1
instance = comp, \bc|always9~27 , bc|always9~27, project, 1
instance = comp, \bc|Add9~12 , bc|Add9~12, project, 1
instance = comp, \bc|always9~28 , bc|always9~28, project, 1
instance = comp, \bc|Add9~14 , bc|Add9~14, project, 1
instance = comp, \bc|Add9~16 , bc|Add9~16, project, 1
instance = comp, \bc|Add9~18 , bc|Add9~18, project, 1
instance = comp, \bc|Add8~1 , bc|Add8~1, project, 1
instance = comp, \bc|Add8~3 , bc|Add8~3, project, 1
instance = comp, \bc|Add8~5 , bc|Add8~5, project, 1
instance = comp, \bc|Add8~6 , bc|Add8~6, project, 1
instance = comp, \bc|Add8~8 , bc|Add8~8, project, 1
instance = comp, \bc|Add8~10 , bc|Add8~10, project, 1
instance = comp, \bc|LessThan9~0 , bc|LessThan9~0, project, 1
instance = comp, \bc|Add8~12 , bc|Add8~12, project, 1
instance = comp, \bc|Add8~14 , bc|Add8~14, project, 1
instance = comp, \bc|LessThan9~1 , bc|LessThan9~1, project, 1
instance = comp, \bc|Add8~16 , bc|Add8~16, project, 1
instance = comp, \bc|Add8~18 , bc|Add8~18, project, 1
instance = comp, \bc|LessThan8~1 , bc|LessThan8~1, project, 1
instance = comp, \bc|LessThan8~3 , bc|LessThan8~3, project, 1
instance = comp, \bc|LessThan8~5 , bc|LessThan8~5, project, 1
instance = comp, \bc|LessThan8~7 , bc|LessThan8~7, project, 1
instance = comp, \bc|LessThan8~9 , bc|LessThan8~9, project, 1
instance = comp, \bc|LessThan8~11 , bc|LessThan8~11, project, 1
instance = comp, \bc|LessThan8~13 , bc|LessThan8~13, project, 1
instance = comp, \bc|LessThan8~15 , bc|LessThan8~15, project, 1
instance = comp, \bc|LessThan8~17 , bc|LessThan8~17, project, 1
instance = comp, \bc|LessThan8~18 , bc|LessThan8~18, project, 1
instance = comp, \bc|always9~29 , bc|always9~29, project, 1
instance = comp, \bc|always9~30 , bc|always9~30, project, 1
instance = comp, \bc|always9~31 , bc|always9~31, project, 1
instance = comp, \bc|Red[4]~4 , bc|Red[4]~4, project, 1
instance = comp, \bc|Add5~0 , bc|Add5~0, project, 1
instance = comp, \bc|Add5~2 , bc|Add5~2, project, 1
instance = comp, \bc|Add5~4 , bc|Add5~4, project, 1
instance = comp, \bc|Add5~6 , bc|Add5~6, project, 1
instance = comp, \bc|Add5~8 , bc|Add5~8, project, 1
instance = comp, \bc|Add5~10 , bc|Add5~10, project, 1
instance = comp, \p2h|WideOr8~0 , p2h|WideOr8~0, project, 1
instance = comp, \p2h|redsizex[7] , p2h|redsizex[7], project, 1
instance = comp, \p2h|WideOr9 , p2h|WideOr9, project, 1
instance = comp, \p2h|redsizex[6] , p2h|redsizex[6], project, 1
instance = comp, \p2h|WideOr10~0 , p2h|WideOr10~0, project, 1
instance = comp, \p2h|WideOr10~2 , p2h|WideOr10~2, project, 1
instance = comp, \p2h|redsizex[5] , p2h|redsizex[5], project, 1
instance = comp, \p2h|WideOr11 , p2h|WideOr11, project, 1
instance = comp, \p2h|redsizex[4] , p2h|redsizex[4], project, 1
instance = comp, \p2h|WideOr12~2 , p2h|WideOr12~2, project, 1
instance = comp, \p2h|WideOr12~0 , p2h|WideOr12~0, project, 1
instance = comp, \p2h|WideOr12~3 , p2h|WideOr12~3, project, 1
instance = comp, \p2h|redsizex[3] , p2h|redsizex[3], project, 1
instance = comp, \p2h|WideOr13~0 , p2h|WideOr13~0, project, 1
instance = comp, \p2h|WideOr13~1 , p2h|WideOr13~1, project, 1
instance = comp, \p2h|redsizex[2] , p2h|redsizex[2], project, 1
instance = comp, \bc|LessThan4~1 , bc|LessThan4~1, project, 1
instance = comp, \bc|LessThan4~3 , bc|LessThan4~3, project, 1
instance = comp, \bc|LessThan4~5 , bc|LessThan4~5, project, 1
instance = comp, \bc|LessThan4~7 , bc|LessThan4~7, project, 1
instance = comp, \bc|LessThan4~9 , bc|LessThan4~9, project, 1
instance = comp, \bc|LessThan4~11 , bc|LessThan4~11, project, 1
instance = comp, \bc|LessThan4~13 , bc|LessThan4~13, project, 1
instance = comp, \bc|LessThan4~14 , bc|LessThan4~14, project, 1
instance = comp, \bc|Add5~12 , bc|Add5~12, project, 1
instance = comp, \bc|Add5~14 , bc|Add5~14, project, 1
instance = comp, \bc|LessThan4~16 , bc|LessThan4~16, project, 1
instance = comp, \bc|always6~0 , bc|always6~0, project, 1
instance = comp, \bc|Red[4]~5 , bc|Red[4]~5, project, 1
instance = comp, \bc|Add2~1 , bc|Add2~1, project, 1
instance = comp, \bc|Add2~2 , bc|Add2~2, project, 1
instance = comp, \bc|Add2~4 , bc|Add2~4, project, 1
instance = comp, \bc|Add2~6 , bc|Add2~6, project, 1
instance = comp, \bc|Add2~8 , bc|Add2~8, project, 1
instance = comp, \bc|Add2~10 , bc|Add2~10, project, 1
instance = comp, \bc|Add2~12 , bc|Add2~12, project, 1
instance = comp, \bc|Add2~14 , bc|Add2~14, project, 1
instance = comp, \p1h|WideOr8~0 , p1h|WideOr8~0, project, 1
instance = comp, \p1h|redsizex[7] , p1h|redsizex[7], project, 1
instance = comp, \p1h|WideOr9~0 , p1h|WideOr9~0, project, 1
instance = comp, \p1h|redsizex[6] , p1h|redsizex[6], project, 1
instance = comp, \p1h|WideOr10~1 , p1h|WideOr10~1, project, 1
instance = comp, \p1h|WideOr10~2 , p1h|WideOr10~2, project, 1
instance = comp, \p1h|redsizex[5] , p1h|redsizex[5], project, 1
instance = comp, \p1h|WideOr11 , p1h|WideOr11, project, 1
instance = comp, \p1h|redsizex[4] , p1h|redsizex[4], project, 1
instance = comp, \p1h|WideOr12~2 , p1h|WideOr12~2, project, 1
instance = comp, \p1h|WideOr12~3 , p1h|WideOr12~3, project, 1
instance = comp, \p1h|redsizex[3] , p1h|redsizex[3], project, 1
instance = comp, \p1h|WideOr13~0 , p1h|WideOr13~0, project, 1
instance = comp, \p1h|WideOr13~1 , p1h|WideOr13~1, project, 1
instance = comp, \p1h|redsizex[2] , p1h|redsizex[2], project, 1
instance = comp, \bc|LessThan0~1 , bc|LessThan0~1, project, 1
instance = comp, \bc|LessThan0~3 , bc|LessThan0~3, project, 1
instance = comp, \bc|LessThan0~5 , bc|LessThan0~5, project, 1
instance = comp, \bc|LessThan0~7 , bc|LessThan0~7, project, 1
instance = comp, \bc|LessThan0~9 , bc|LessThan0~9, project, 1
instance = comp, \bc|LessThan0~11 , bc|LessThan0~11, project, 1
instance = comp, \bc|LessThan0~13 , bc|LessThan0~13, project, 1
instance = comp, \bc|LessThan0~14 , bc|LessThan0~14, project, 1
instance = comp, \bc|Add2~16 , bc|Add2~16, project, 1
instance = comp, \bc|always6~4 , bc|always6~4, project, 1
instance = comp, \bc|Red[4]~6 , bc|Red[4]~6, project, 1
instance = comp, \vga1|always4~0 , vga1|always4~0, project, 1
instance = comp, \vga1|always4~1 , vga1|always4~1, project, 1
instance = comp, \bc|Red[4]~8 , bc|Red[4]~8, project, 1
instance = comp, \bc|Red[5]~9 , bc|Red[5]~9, project, 1
instance = comp, \bc|Red[5]~10 , bc|Red[5]~10, project, 1
instance = comp, \bc|Red[6]~11 , bc|Red[6]~11, project, 1
instance = comp, \bc|Add14~3 , bc|Add14~3, project, 1
instance = comp, \bc|Add14~1 , bc|Add14~1, project, 1
instance = comp, \bc|Add14~2 , bc|Add14~2, project, 1
instance = comp, \bc|Add12~0 , bc|Add12~0, project, 1
instance = comp, \bc|Add12~2 , bc|Add12~2, project, 1
instance = comp, \bc|Add12~4 , bc|Add12~4, project, 1
instance = comp, \bc|Add12~6 , bc|Add12~6, project, 1
instance = comp, \bc|Add12~8 , bc|Add12~8, project, 1
instance = comp, \bc|Add12~10 , bc|Add12~10, project, 1
instance = comp, \bc|Add12~12 , bc|Add12~12, project, 1
instance = comp, \bc|Add12~14 , bc|Add12~14, project, 1
instance = comp, \bc|Add12~16 , bc|Add12~16, project, 1
instance = comp, \bc|Add12~18 , bc|Add12~18, project, 1
instance = comp, \bc|Add12~20 , bc|Add12~20, project, 1
instance = comp, \bc|Add12~22 , bc|Add12~22, project, 1
instance = comp, \bc|LessThan38~2 , bc|LessThan38~2, project, 1
instance = comp, \bc|Add14~0 , bc|Add14~0, project, 1
instance = comp, \bc|Add13~0 , bc|Add13~0, project, 1
instance = comp, \bc|Add13~2 , bc|Add13~2, project, 1
instance = comp, \bc|Add13~4 , bc|Add13~4, project, 1
instance = comp, \bc|Add13~6 , bc|Add13~6, project, 1
instance = comp, \bc|Add13~8 , bc|Add13~8, project, 1
instance = comp, \bc|Add13~10 , bc|Add13~10, project, 1
instance = comp, \bc|Add13~12 , bc|Add13~12, project, 1
instance = comp, \bc|Add13~14 , bc|Add13~14, project, 1
instance = comp, \bc|LessThan40~1 , bc|LessThan40~1, project, 1
instance = comp, \bc|LessThan40~3 , bc|LessThan40~3, project, 1
instance = comp, \bc|LessThan40~5 , bc|LessThan40~5, project, 1
instance = comp, \bc|LessThan40~7 , bc|LessThan40~7, project, 1
instance = comp, \bc|LessThan40~9 , bc|LessThan40~9, project, 1
instance = comp, \bc|LessThan40~11 , bc|LessThan40~11, project, 1
instance = comp, \bc|LessThan40~13 , bc|LessThan40~13, project, 1
instance = comp, \bc|LessThan40~15 , bc|LessThan40~15, project, 1
instance = comp, \bc|LessThan40~17 , bc|LessThan40~17, project, 1
instance = comp, \bc|LessThan40~19 , bc|LessThan40~19, project, 1
instance = comp, \bc|LessThan40~20 , bc|LessThan40~20, project, 1
instance = comp, \bc|LessThan39~1 , bc|LessThan39~1, project, 1
instance = comp, \bc|always9~46 , bc|always9~46, project, 1
instance = comp, \bc|LessThan38~0 , bc|LessThan38~0, project, 1
instance = comp, \bc|LessThan38~1 , bc|LessThan38~1, project, 1
instance = comp, \bc|always9~47 , bc|always9~47, project, 1
instance = comp, \bc|LessThan37~0 , bc|LessThan37~0, project, 1
instance = comp, \bc|always9~48 , bc|always9~48, project, 1
instance = comp, \bc|Red~12 , bc|Red~12, project, 1
instance = comp, \bc|Decoder4~0 , bc|Decoder4~0, project, 1
instance = comp, \bc|Red[6]~14 , bc|Red[6]~14, project, 1
instance = comp, \bc|Red[6]~15 , bc|Red[6]~15, project, 1
instance = comp, \bc|Red[5]~16 , bc|Red[5]~16, project, 1
instance = comp, \bc|Red[6]~13 , bc|Red[6]~13, project, 1
instance = comp, \bc|Red[5]~17 , bc|Red[5]~17, project, 1
instance = comp, \bc|Red[5]~18 , bc|Red[5]~18, project, 1
instance = comp, \bc|Red[5]~19 , bc|Red[5]~19, project, 1
instance = comp, \bc|Red[6]~24 , bc|Red[6]~24, project, 1
instance = comp, \back_add~0 , back_add~0, project, 1
instance = comp, \back_add[13] , back_add[13], project, 1
instance = comp, \back_add~1 , back_add~1, project, 1
instance = comp, \back_add[0] , back_add[0], project, 1
instance = comp, \back_add~2 , back_add~2, project, 1
instance = comp, \back_add[3] , back_add[3], project, 1
instance = comp, \back_add~3 , back_add~3, project, 1
instance = comp, \back_add[4] , back_add[4], project, 1
instance = comp, \back_add~4 , back_add~4, project, 1
instance = comp, \back_add[5] , back_add[5], project, 1
instance = comp, \back_add~5 , back_add~5, project, 1
instance = comp, \back_add[6] , back_add[6], project, 1
instance = comp, \back_add~6 , back_add~6, project, 1
instance = comp, \back_add[7] , back_add[7], project, 1
instance = comp, \back_add~7 , back_add~7, project, 1
instance = comp, \back_add[8] , back_add[8], project, 1
instance = comp, \back_add~8 , back_add~8, project, 1
instance = comp, \back_add[9] , back_add[9], project, 1
instance = comp, \back_add~9 , back_add~9, project, 1
instance = comp, \back_add[10] , back_add[10], project, 1
instance = comp, \back_add~10 , back_add~10, project, 1
instance = comp, \back_add[11] , back_add[11], project, 1
instance = comp, \back_add~11 , back_add~11, project, 1
instance = comp, \back_add[12] , back_add[12], project, 1
instance = comp, \jram|mem_rtl_0|auto_generated|ram_block1a0 , jram|mem_rtl_0|auto_generated|ram_block1a0, project, 1
instance = comp, \jram|mem_rtl_0|auto_generated|address_reg_a[0] , jram|mem_rtl_0|auto_generated|address_reg_a[0], project, 1
instance = comp, \jram|mem_rtl_0|auto_generated|ram_block1a1 , jram|mem_rtl_0|auto_generated|ram_block1a1, project, 1
instance = comp, \bc|Red~22 , bc|Red~22, project, 1
instance = comp, \bc|Red~23 , bc|Red~23, project, 1
instance = comp, \bc|Red[6]~25 , bc|Red[6]~25, project, 1
instance = comp, \bc|Red[6]~26 , bc|Red[6]~26, project, 1
instance = comp, \bc|Red~20 , bc|Red~20, project, 1
instance = comp, \bc|Red[6]~21 , bc|Red[6]~21, project, 1
instance = comp, \bc|Red[6]~27 , bc|Red[6]~27, project, 1
instance = comp, \bc|Red[7]~37 , bc|Red[7]~37, project, 1
instance = comp, \bc|Red~28 , bc|Red~28, project, 1
instance = comp, \bc|Green~0 , bc|Green~0, project, 1
instance = comp, \bc|Red~29 , bc|Red~29, project, 1
instance = comp, \bc|Red[7]~30 , bc|Red[7]~30, project, 1
instance = comp, \bc|Red[7]~31 , bc|Red[7]~31, project, 1
instance = comp, \bc|Red[7]~32 , bc|Red[7]~32, project, 1
instance = comp, \bc|Red[7]~33 , bc|Red[7]~33, project, 1
instance = comp, \bc|Green~3 , bc|Green~3, project, 1
instance = comp, \bc|Green~1 , bc|Green~1, project, 1
instance = comp, \bc|Green~2 , bc|Green~2, project, 1
instance = comp, \bc|Green~4 , bc|Green~4, project, 1
instance = comp, \bc|Green~5 , bc|Green~5, project, 1
instance = comp, \bc|Green~6 , bc|Green~6, project, 1
instance = comp, \bc|Green[4]~7 , bc|Green[4]~7, project, 1
instance = comp, \bc|Green[6]~8 , bc|Green[6]~8, project, 1
instance = comp, \bc|Red[6]~34 , bc|Red[6]~34, project, 1
instance = comp, \bc|Green[6]~9 , bc|Green[6]~9, project, 1
instance = comp, \bc|Green[5]~10 , bc|Green[5]~10, project, 1
instance = comp, \bc|Decoder0~0 , bc|Decoder0~0, project, 1
instance = comp, \bc|Green[6]~15 , bc|Green[6]~15, project, 1
instance = comp, \bc|Green[6]~14 , bc|Green[6]~14, project, 1
instance = comp, \bc|Green[6]~11 , bc|Green[6]~11, project, 1
instance = comp, \bc|Red[6]~35 , bc|Red[6]~35, project, 1
instance = comp, \bc|Green[5]~12 , bc|Green[5]~12, project, 1
instance = comp, \bc|Green[5]~13 , bc|Green[5]~13, project, 1
instance = comp, \bc|Green[5]~16 , bc|Green[5]~16, project, 1
instance = comp, \bc|Green[5]~17 , bc|Green[5]~17, project, 1
instance = comp, \bc|Green[5]~18 , bc|Green[5]~18, project, 1
instance = comp, \bc|Green[6]~19 , bc|Green[6]~19, project, 1
instance = comp, \bc|Green[6]~20 , bc|Green[6]~20, project, 1
instance = comp, \bc|Green[6]~21 , bc|Green[6]~21, project, 1
instance = comp, \bc|Green[6]~22 , bc|Green[6]~22, project, 1
instance = comp, \bc|Green[6]~23 , bc|Green[6]~23, project, 1
instance = comp, \bc|Green~24 , bc|Green~24, project, 1
instance = comp, \bc|Green~25 , bc|Green~25, project, 1
instance = comp, \bc|Green[7]~26 , bc|Green[7]~26, project, 1
instance = comp, \bc|Green[7]~27 , bc|Green[7]~27, project, 1
instance = comp, \bc|Green[7]~28 , bc|Green[7]~28, project, 1
instance = comp, \bc|Blue[4]~0 , bc|Blue[4]~0, project, 1
instance = comp, \bc|Blue[6]~1 , bc|Blue[6]~1, project, 1
instance = comp, \bc|Blue~2 , bc|Blue~2, project, 1
instance = comp, \bc|Blue[4]~3 , bc|Blue[4]~3, project, 1
instance = comp, \bc|Blue[4]~4 , bc|Blue[4]~4, project, 1
instance = comp, \bc|Blue[4]~5 , bc|Blue[4]~5, project, 1
instance = comp, \bc|Blue[4]~6 , bc|Blue[4]~6, project, 1
instance = comp, \bc|Blue~7 , bc|Blue~7, project, 1
instance = comp, \bc|Blue[5]~8 , bc|Blue[5]~8, project, 1
instance = comp, \bc|Blue[5]~9 , bc|Blue[5]~9, project, 1
instance = comp, \bc|Blue[5]~10 , bc|Blue[5]~10, project, 1
instance = comp, \bc|Blue[5]~11 , bc|Blue[5]~11, project, 1
instance = comp, \bc|Red[5]~36 , bc|Red[5]~36, project, 1
instance = comp, \bc|Blue[6]~12 , bc|Blue[6]~12, project, 1
instance = comp, \bc|Blue[6]~13 , bc|Blue[6]~13, project, 1
instance = comp, \bc|Blue[6]~14 , bc|Blue[6]~14, project, 1
instance = comp, \bc|Blue[6]~15 , bc|Blue[6]~15, project, 1
instance = comp, \bc|Blue~16 , bc|Blue~16, project, 1
instance = comp, \bc|Blue~17 , bc|Blue~17, project, 1
instance = comp, \bc|Blue[7]~18 , bc|Blue[7]~18, project, 1
instance = comp, \bc|Blue[7]~19 , bc|Blue[7]~19, project, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, project, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, project, 1
instance = comp, \SW[0]~input , SW[0]~input, project, 1
instance = comp, \SW[1]~input , SW[1]~input, project, 1
instance = comp, \SW[2]~input , SW[2]~input, project, 1
instance = comp, \SW[3]~input , SW[3]~input, project, 1
instance = comp, \SW[4]~input , SW[4]~input, project, 1
instance = comp, \SW[5]~input , SW[5]~input, project, 1
instance = comp, \SW[6]~input , SW[6]~input, project, 1
instance = comp, \SW[7]~input , SW[7]~input, project, 1
instance = comp, \SW[8]~input , SW[8]~input, project, 1
instance = comp, \SW[9]~input , SW[9]~input, project, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, project, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, project, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, project, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, project, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, project, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, project, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, project, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, project, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, project, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, project, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, project, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, project, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, project, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, project, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, project, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, project, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, project, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, project, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, project, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, project, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, project, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, project, 1
