<html>
<head>
<title>TriCore TC1767 (PMU)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>PMU</h2>

<h2><tt>#include &lt;tc1767/pmu.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#PMU0_ID">PMU0_ID</a></td>
<td>PMU0 Identification Register</td>
<td>0xF8000508</td>
<td><a class="url" href="types/p.html#PMU0_ID_t">PMU0_ID_t</a></td>
<td>0x0050C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMU0_OVRCON">PMU0_OVRCON</a></td>
<td>Overlay RAM Control Register</td>
<td>0xF8000520</td>
<td><a class="url" href="types/p.html#PMU0_OVRCON_t">PMU0_OVRCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_ID">FLASH0_ID</a></td>
<td>Flash Module Identification Register</td>
<td>0xF8002008</td>
<td><a class="url" href="types/f.html#FLASH0_ID_t">FLASH0_ID_t</a></td>
<td>0x0053C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_FSR">FLASH0_FSR</a></td>
<td>Flash Status Register</td>
<td>0xF8002010</td>
<td><a class="url" href="types/f.html#FLASH0_FSR_t">FLASH0_FSR_t</a></td>
<td>0xX0XXX0X0</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_FCON">FLASH0_FCON</a></td>
<td>Flash Configuration Register</td>
<td>0xF8002014</td>
<td><a class="url" href="types/f.html#FLASH0_FCON_t">FLASH0_FCON_t</a></td>
<td>0x00070606</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_MARP">FLASH0_MARP</a></td>
<td>Margin Control Register PFLASH</td>
<td>0xF8002018</td>
<td><a class="url" href="types/f.html#FLASH0_MARP_t">FLASH0_MARP_t</a></td>
<td>0x00008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_MARD">FLASH0_MARD</a></td>
<td>Margin Control Register DFLASH</td>
<td>0xF800201C</td>
<td><a class="url" href="types/f.html#FLASH0_MARD_t">FLASH0_MARD_t</a></td>
<td>0x00008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_PROCON0">FLASH0_PROCON0</a></td>
<td>Flash Protection Configuration Register User 0</td>
<td>0xF8002020</td>
<td><a class="url" href="types/f.html#FLASH0_PROCON0_t">FLASH0_PROCON0_t</a></td>
<td>0x0000XXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_PROCON1">FLASH0_PROCON1</a></td>
<td>Flash Protection Configuration Register User 1</td>
<td>0xF8002024</td>
<td><a class="url" href="types/f.html#FLASH0_PROCON1_t">FLASH0_PROCON1_t</a></td>
<td>0x0000XXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_PROCON2">FLASH0_PROCON2</a></td>
<td>Flash Protection Configuration Register User 2</td>
<td>0xF8002028</td>
<td><a class="url" href="types/f.html#FLASH0_PROCON2_t">FLASH0_PROCON2_t</a></td>
<td>0x0000XXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_CFTEST">FLASH0_CFTEST</a></td>
<td>CPU Flash Test Register</td>
<td>0xF8002100</td>
<td><a class="url" href="types/f.html#FLASH0_CFTEST_t">FLASH0_CFTEST_t</a></td>
<td>0xXXXX0000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_ECCW">FLASH0_ECCW</a></td>
<td>ECC Write Register</td>
<td>0xF8002104</td>
<td><a class="url" href="types/f.html#FLASH0_ECCW_t">FLASH0_ECCW_t</a></td>
<td>0xXXXX0000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_ECCR">FLASH0_ECCR</a></td>
<td>ECC Read Register</td>
<td>0xF8002108</td>
<td><a class="url" href="types/f.html#FLASH0_ECCR_t">FLASH0_ECCR_t</a></td>
<td>0xXXXX0000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FLASH0_FSCON">FLASH0_FSCON</a></td>
<td>Flash Size Configuration Register</td>
<td>0xF800210C</td>
<td><a class="url" href="types/f.html#FLASH0_FSCON_t">FLASH0_FSCON_t</a></td>
<td>0x00001800</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_CFTEST_t">FLASH0_CFTEST_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_CFTEST">FLASH0_CFTEST</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_ECCR_t">FLASH0_ECCR_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_ECCR">FLASH0_ECCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_ECCW_t">FLASH0_ECCW_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_ECCW">FLASH0_ECCW</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_FCON_t">FLASH0_FCON_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_FCON">FLASH0_FCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_FSCON_t">FLASH0_FSCON_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_FSCON">FLASH0_FSCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_FSR_t">FLASH0_FSR_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_FSR">FLASH0_FSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_ID_t">FLASH0_ID_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_ID">FLASH0_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_MARD_t">FLASH0_MARD_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_MARD">FLASH0_MARD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_MARP_t">FLASH0_MARP_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_MARP">FLASH0_MARP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_PROCON0_t">FLASH0_PROCON0_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_PROCON0">FLASH0_PROCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_PROCON1_t">FLASH0_PROCON1_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_PROCON1">FLASH0_PROCON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FLASH0_PROCON2_t">FLASH0_PROCON2_t</a></td>
<td><a class="url" href="pmu.html#FLASH0_PROCON2">FLASH0_PROCON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMU0_ID_t">PMU0_ID_t</a></td>
<td><a class="url" href="pmu.html#PMU0_ID">PMU0_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMU0_OVRCON_t">PMU0_OVRCON_t</a></td>
<td><a class="url" href="pmu.html#PMU0_OVRCON">PMU0_OVRCON</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="PMU0_ID">&nbsp;</a>
<h3>PMU0_ID</h3>
<h3>"PMU0 Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>PMU0_ID_ADDR = 0xF8000508</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMU0_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0050C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMU0_ID_t">PMU0_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMU0_ID.bits</b>&nbsp;&quot;PMU0 Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>PMU0_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>PMU0_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>PMU0_ID_MOD_TYPE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>PMU0_ID_MOD_TYPE_SHIFT</td>
</tr>
<tr>
<td>MOD_NUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>PMU0_ID_MOD_NUMBER_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>PMU0_ID_MOD_NUMBER_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMU0_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMU0_OVRCON">&nbsp;</a>
<h3>PMU0_OVRCON</h3>
<h3>"Overlay RAM Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>PMU0_OVRCON_ADDR = 0xF8000520</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMU0_OVRCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMU0_OVRCON_t">PMU0_OVRCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMU0_OVRCON.bits</b>&nbsp;&quot;Overlay RAM Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>OLDAEN</td>
<td>1</td>
<td>0 - 0</td>
<td>PMU0_OVRCON_OLDAEN_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>PMU0_OVRCON_OLDAEN_SHIFT</td>
</tr>
<tr>
<td>POLDAEN</td>
<td>1</td>
<td>1 - 1</td>
<td>PMU0_OVRCON_POLDAEN_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>PMU0_OVRCON_POLDAEN_SHIFT</td>
</tr>
<tr>
<td>PPERCTR</td>
<td>1</td>
<td>8 - 8</td>
<td>PMU0_OVRCON_PPERCTR_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>PMU0_OVRCON_PPERCTR_SHIFT</td>
</tr>
<tr>
<td>PEREN</td>
<td>1</td>
<td>9 - 9</td>
<td>PMU0_OVRCON_PEREN_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>PMU0_OVRCON_PEREN_SHIFT</td>
</tr>
<tr>
<td>PB0W</td>
<td>1</td>
<td>10 - 10</td>
<td>PMU0_OVRCON_PB0W_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>PMU0_OVRCON_PB0W_SHIFT</td>
</tr>
<tr>
<td>PB1W</td>
<td>1</td>
<td>11 - 11</td>
<td>PMU0_OVRCON_PB1W_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>PMU0_OVRCON_PB1W_SHIFT</td>
</tr>
<tr>
<td>PB0R</td>
<td>1</td>
<td>12 - 12</td>
<td>PMU0_OVRCON_PB0R_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>PMU0_OVRCON_PB0R_SHIFT</td>
</tr>
<tr>
<td>PB1R</td>
<td>1</td>
<td>13 - 13</td>
<td>PMU0_OVRCON_PB1R_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>PMU0_OVRCON_PB1R_SHIFT</td>
</tr>
<tr>
<td>PB0ERR</td>
<td>1</td>
<td>14 - 14</td>
<td>PMU0_OVRCON_PB0ERR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>PMU0_OVRCON_PB0ERR_SHIFT</td>
</tr>
<tr>
<td>PB1ERR</td>
<td>1</td>
<td>15 - 15</td>
<td>PMU0_OVRCON_PB1ERR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>PMU0_OVRCON_PB1ERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMU0_OVRCON_MASK</td><td><tt>0x0000ff03</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fe01</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000cf03</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000f000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_ID">&nbsp;</a>
<h3>FLASH0_ID</h3>
<h3>"Flash Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_ID_ADDR = 0xF8002008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0053C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_ID_t">FLASH0_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_ID.bits</b>&nbsp;&quot;Flash Module Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>FLASH0_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>FLASH0_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>FLASH0_ID_MOD_TYPE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>FLASH0_ID_MOD_TYPE_SHIFT</td>
</tr>
<tr>
<td>MOD_NUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>FLASH0_ID_MOD_NUMBER_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>FLASH0_ID_MOD_NUMBER_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_FSR">&nbsp;</a>
<h3>FLASH0_FSR</h3>
<h3>"Flash Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_FSR_ADDR = 0xF8002010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_FSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xX0XXX0X0</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_FSR_t">FLASH0_FSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_FSR.bits</b>&nbsp;&quot;Flash Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PBUSY</td>
<td>1</td>
<td>0 - 0</td>
<td>FLASH0_FSR_PBUSY_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PBUSY_SHIFT</td>
</tr>
<tr>
<td>FABUSY</td>
<td>1</td>
<td>1 - 1</td>
<td>FLASH0_FSR_FABUSY_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>FLASH0_FSR_FABUSY_SHIFT</td>
</tr>
<tr>
<td>D0BUSY</td>
<td>1</td>
<td>2 - 2</td>
<td>FLASH0_FSR_D0BUSY_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>FLASH0_FSR_D0BUSY_SHIFT</td>
</tr>
<tr>
<td>D1BUSY</td>
<td>1</td>
<td>3 - 3</td>
<td>FLASH0_FSR_D1BUSY_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>FLASH0_FSR_D1BUSY_SHIFT</td>
</tr>
<tr>
<td>PROG</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_FSR_PROG_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PROG_SHIFT</td>
</tr>
<tr>
<td>ERASE</td>
<td>1</td>
<td>5 - 5</td>
<td>FLASH0_FSR_ERASE_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>FLASH0_FSR_ERASE_SHIFT</td>
</tr>
<tr>
<td>PFPAGE</td>
<td>1</td>
<td>6 - 6</td>
<td>FLASH0_FSR_PFPAGE_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PFPAGE_SHIFT</td>
</tr>
<tr>
<td>DFPAGE</td>
<td>1</td>
<td>7 - 7</td>
<td>FLASH0_FSR_DFPAGE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>FLASH0_FSR_DFPAGE_SHIFT</td>
</tr>
<tr>
<td>PFOPER</td>
<td>1</td>
<td>8 - 8</td>
<td>FLASH0_FSR_PFOPER_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PFOPER_SHIFT</td>
</tr>
<tr>
<td>DFOPER</td>
<td>1</td>
<td>9 - 9</td>
<td>FLASH0_FSR_DFOPER_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>FLASH0_FSR_DFOPER_SHIFT</td>
</tr>
<tr>
<td>SQER</td>
<td>1</td>
<td>10 - 10</td>
<td>FLASH0_FSR_SQER_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>FLASH0_FSR_SQER_SHIFT</td>
</tr>
<tr>
<td>PROER</td>
<td>1</td>
<td>11 - 11</td>
<td>FLASH0_FSR_PROER_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PROER_SHIFT</td>
</tr>
<tr>
<td>PFSBER</td>
<td>1</td>
<td>12 - 12</td>
<td>FLASH0_FSR_PFSBER_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PFSBER_SHIFT</td>
</tr>
<tr>
<td>DFSBER</td>
<td>1</td>
<td>13 - 13</td>
<td>FLASH0_FSR_DFSBER_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_DFSBER_SHIFT</td>
</tr>
<tr>
<td>PFDBER</td>
<td>1</td>
<td>14 - 14</td>
<td>FLASH0_FSR_PFDBER_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PFDBER_SHIFT</td>
</tr>
<tr>
<td>DFDBER</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_FSR_DFDBER_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_DFDBER_SHIFT</td>
</tr>
<tr>
<td>PROIN</td>
<td>1</td>
<td>16 - 16</td>
<td>FLASH0_FSR_PROIN_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_PROIN_SHIFT</td>
</tr>
<tr>
<td>RPROIN</td>
<td>1</td>
<td>18 - 18</td>
<td>FLASH0_FSR_RPROIN_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_RPROIN_SHIFT</td>
</tr>
<tr>
<td>RPRODIS</td>
<td>1</td>
<td>19 - 19</td>
<td>FLASH0_FSR_RPRODIS_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_RPRODIS_SHIFT</td>
</tr>
<tr>
<td>WPROIN0</td>
<td>1</td>
<td>21 - 21</td>
<td>FLASH0_FSR_WPROIN0_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_WPROIN0_SHIFT</td>
</tr>
<tr>
<td>WPROIN1</td>
<td>1</td>
<td>22 - 22</td>
<td>FLASH0_FSR_WPROIN1_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_WPROIN1_SHIFT</td>
</tr>
<tr>
<td>WPROIN2</td>
<td>1</td>
<td>23 - 23</td>
<td>FLASH0_FSR_WPROIN2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_WPROIN2_SHIFT</td>
</tr>
<tr>
<td>WPRODIS0</td>
<td>1</td>
<td>25 - 25</td>
<td>FLASH0_FSR_WPRODIS0_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_WPRODIS0_SHIFT</td>
</tr>
<tr>
<td>WPRODIS1</td>
<td>1</td>
<td>26 - 26</td>
<td>FLASH0_FSR_WPRODIS1_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_WPRODIS1_SHIFT</td>
</tr>
<tr>
<td>SLM</td>
<td>1</td>
<td>28 - 28</td>
<td>FLASH0_FSR_SLM_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_SLM_SHIFT</td>
</tr>
<tr>
<td>VIS</td>
<td>1</td>
<td>29 - 29</td>
<td>FLASH0_FSR_VIS_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_VIS_SHIFT</td>
</tr>
<tr>
<td>ORIER</td>
<td>1</td>
<td>30 - 30</td>
<td>FLASH0_FSR_ORIER_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_ORIER_SHIFT</td>
</tr>
<tr>
<td>VER</td>
<td>1</td>
<td>31 - 31</td>
<td>FLASH0_FSR_VER_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>FLASH0_FSR_VER_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_FSR_MASK</td><td><tt>0xf6edffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xf6edffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xf6edffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_FCON">&nbsp;</a>
<h3>FLASH0_FCON</h3>
<h3>"Flash Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_FCON_ADDR = 0xF8002014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_FCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00070606</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_FCON_t">FLASH0_FCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_FCON.bits</b>&nbsp;&quot;Flash Configuration Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>WSPFLASH</td>
<td>4</td>
<td>0 - 3</td>
<td>FLASH0_FCON_WSPFLASH_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>FLASH0_FCON_WSPFLASH_SHIFT</td>
</tr>
<tr>
<td>WSECPF</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_FCON_WSECPF_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>FLASH0_FCON_WSECPF_SHIFT</td>
</tr>
<tr>
<td>WSDFLASH</td>
<td>4</td>
<td>8 - 11</td>
<td>FLASH0_FCON_WSDFLASH_MASK</td>
<td><tt>0x00000f00</tt></td>
<td>rw</td>
<td>FLASH0_FCON_WSDFLASH_SHIFT</td>
</tr>
<tr>
<td>WSECDF</td>
<td>1</td>
<td>12 - 12</td>
<td>FLASH0_FCON_WSECDF_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_WSECDF_SHIFT</td>
</tr>
<tr>
<td>IDLE</td>
<td>1</td>
<td>13 - 13</td>
<td>FLASH0_FCON_IDLE_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_IDLE_SHIFT</td>
</tr>
<tr>
<td>ESLDIS</td>
<td>1</td>
<td>14 - 14</td>
<td>FLASH0_FCON_ESLDIS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_ESLDIS_SHIFT</td>
</tr>
<tr>
<td>SLEEP_FSD</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_FCON_SLEEP_FSD_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_SLEEP_FSD_SHIFT</td>
</tr>
<tr>
<td>RPA</td>
<td>1</td>
<td>16 - 16</td>
<td>FLASH0_FCON_RPA_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>FLASH0_FCON_RPA_SHIFT</td>
</tr>
<tr>
<td>DCF</td>
<td>1</td>
<td>17 - 17</td>
<td>FLASH0_FCON_DCF_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>FLASH0_FCON_DCF_SHIFT</td>
</tr>
<tr>
<td>DDF</td>
<td>1</td>
<td>18 - 18</td>
<td>FLASH0_FCON_DDF_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>FLASH0_FCON_DDF_SHIFT</td>
</tr>
<tr>
<td>DDFDMA</td>
<td>1</td>
<td>20 - 20</td>
<td>FLASH0_FCON_DDFDMA_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_DDFDMA_SHIFT</td>
</tr>
<tr>
<td>DDFPCP</td>
<td>1</td>
<td>21 - 21</td>
<td>FLASH0_FCON_DDFPCP_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_DDFPCP_SHIFT</td>
</tr>
<tr>
<td>VOPERM</td>
<td>1</td>
<td>24 - 24</td>
<td>FLASH0_FCON_VOPERM_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_VOPERM_SHIFT</td>
</tr>
<tr>
<td>SQERM</td>
<td>1</td>
<td>25 - 25</td>
<td>FLASH0_FCON_SQERM_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_SQERM_SHIFT</td>
</tr>
<tr>
<td>PROERM</td>
<td>1</td>
<td>26 - 26</td>
<td>FLASH0_FCON_PROERM_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_PROERM_SHIFT</td>
</tr>
<tr>
<td>PFSBERM</td>
<td>1</td>
<td>27 - 27</td>
<td>FLASH0_FCON_PFSBERM_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_PFSBERM_SHIFT</td>
</tr>
<tr>
<td>DFSBERM</td>
<td>1</td>
<td>28 - 28</td>
<td>FLASH0_FCON_DFSBERM_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_DFSBERM_SHIFT</td>
</tr>
<tr>
<td>PFDBERM</td>
<td>1</td>
<td>29 - 29</td>
<td>FLASH0_FCON_PFDBERM_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_PFDBERM_SHIFT</td>
</tr>
<tr>
<td>DFDBERM</td>
<td>1</td>
<td>30 - 30</td>
<td>FLASH0_FCON_DFDBERM_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_DFDBERM_SHIFT</td>
</tr>
<tr>
<td>EOBM</td>
<td>1</td>
<td>31 - 31</td>
<td>FLASH0_FCON_EOBM_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>FLASH0_FCON_EOBM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_FCON_MASK</td><td><tt>0xff37ff1f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xff37ff1f</tt></td></tr>
<tr><td>writeable</td><td><tt>0xff36ff1f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00070000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_MARP">&nbsp;</a>
<h3>FLASH0_MARP</h3>
<h3>"Margin Control Register PFLASH"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_MARP_ADDR = 0xF8002018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_MARP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_MARP_t">FLASH0_MARP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_MARP.bits</b>&nbsp;&quot;Margin Control Register PFLASH&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MARGIN0</td>
<td>2</td>
<td>0 - 1</td>
<td>FLASH0_MARP_MARGIN0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>FLASH0_MARP_MARGIN0_SHIFT</td>
</tr>
<tr>
<td>MARGIN1</td>
<td>2</td>
<td>2 - 3</td>
<td>FLASH0_MARP_MARGIN1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>FLASH0_MARP_MARGIN1_SHIFT</td>
</tr>
<tr>
<td>TRAPDIS</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_MARP_TRAPDIS_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>FLASH0_MARP_TRAPDIS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_MARP_MASK</td><td><tt>0x0000800f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000800f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000800f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_MARD">&nbsp;</a>
<h3>FLASH0_MARD</h3>
<h3>"Margin Control Register DFLASH"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_MARD_ADDR = 0xF800201C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_MARD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_MARD_t">FLASH0_MARD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_MARD.bits</b>&nbsp;&quot;Margin Control Register DFLASH&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MARGIN0</td>
<td>2</td>
<td>0 - 1</td>
<td>FLASH0_MARD_MARGIN0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>FLASH0_MARD_MARGIN0_SHIFT</td>
</tr>
<tr>
<td>MARGIN1</td>
<td>2</td>
<td>2 - 3</td>
<td>FLASH0_MARD_MARGIN1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>FLASH0_MARD_MARGIN1_SHIFT</td>
</tr>
<tr>
<td>BNKSEL</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_MARD_BNKSEL_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>FLASH0_MARD_BNKSEL_SHIFT</td>
</tr>
<tr>
<td>TRAPDIS</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_MARD_TRAPDIS_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>FLASH0_MARD_TRAPDIS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_MARD_MASK</td><td><tt>0x0000801f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000801f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000801f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_PROCON0">&nbsp;</a>
<h3>FLASH0_PROCON0</h3>
<h3>"Flash Protection Configuration Register User 0"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_PROCON0_ADDR = 0xF8002020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_PROCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000XXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_PROCON0_t">FLASH0_PROCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_PROCON0.bits</b>&nbsp;&quot;Flash Protection Configuration Register User 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>S0L</td>
<td>1</td>
<td>0 - 0</td>
<td>FLASH0_PROCON0_S0L_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S0L_SHIFT</td>
</tr>
<tr>
<td>S1L</td>
<td>1</td>
<td>1 - 1</td>
<td>FLASH0_PROCON0_S1L_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S1L_SHIFT</td>
</tr>
<tr>
<td>S2L</td>
<td>1</td>
<td>2 - 2</td>
<td>FLASH0_PROCON0_S2L_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S2L_SHIFT</td>
</tr>
<tr>
<td>S3L</td>
<td>1</td>
<td>3 - 3</td>
<td>FLASH0_PROCON0_S3L_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S3L_SHIFT</td>
</tr>
<tr>
<td>S4L</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_PROCON0_S4L_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S4L_SHIFT</td>
</tr>
<tr>
<td>S5L</td>
<td>1</td>
<td>5 - 5</td>
<td>FLASH0_PROCON0_S5L_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S5L_SHIFT</td>
</tr>
<tr>
<td>S6L</td>
<td>1</td>
<td>6 - 6</td>
<td>FLASH0_PROCON0_S6L_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S6L_SHIFT</td>
</tr>
<tr>
<td>S7L</td>
<td>1</td>
<td>7 - 7</td>
<td>FLASH0_PROCON0_S7L_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S7L_SHIFT</td>
</tr>
<tr>
<td>S8L</td>
<td>1</td>
<td>8 - 8</td>
<td>FLASH0_PROCON0_S8L_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S8L_SHIFT</td>
</tr>
<tr>
<td>S9L</td>
<td>1</td>
<td>9 - 9</td>
<td>FLASH0_PROCON0_S9L_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S9L_SHIFT</td>
</tr>
<tr>
<td>S10_S11L</td>
<td>1</td>
<td>10 - 10</td>
<td>FLASH0_PROCON0_S10_S11L_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S10_S11L_SHIFT</td>
</tr>
<tr>
<td>S12_S13L</td>
<td>1</td>
<td>11 - 11</td>
<td>FLASH0_PROCON0_S12_S13L_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S12_S13L_SHIFT</td>
</tr>
<tr>
<td>S14_S15L</td>
<td>1</td>
<td>12 - 12</td>
<td>FLASH0_PROCON0_S14_S15L_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_S14_S15L_SHIFT</td>
</tr>
<tr>
<td>DFEXPRO</td>
<td>1</td>
<td>14 - 14</td>
<td>FLASH0_PROCON0_DFEXPRO_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_DFEXPRO_SHIFT</td>
</tr>
<tr>
<td>RPRO</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_PROCON0_RPRO_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON0_RPRO_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_PROCON0_MASK</td><td><tt>0x0000dfff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000dfff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000dfff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_PROCON1">&nbsp;</a>
<h3>FLASH0_PROCON1</h3>
<h3>"Flash Protection Configuration Register User 1"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_PROCON1_ADDR = 0xF8002024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_PROCON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000XXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_PROCON1_t">FLASH0_PROCON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_PROCON1.bits</b>&nbsp;&quot;Flash Protection Configuration Register User 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>S0L</td>
<td>1</td>
<td>0 - 0</td>
<td>FLASH0_PROCON1_S0L_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S0L_SHIFT</td>
</tr>
<tr>
<td>S1L</td>
<td>1</td>
<td>1 - 1</td>
<td>FLASH0_PROCON1_S1L_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S1L_SHIFT</td>
</tr>
<tr>
<td>S2L</td>
<td>1</td>
<td>2 - 2</td>
<td>FLASH0_PROCON1_S2L_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S2L_SHIFT</td>
</tr>
<tr>
<td>S3L</td>
<td>1</td>
<td>3 - 3</td>
<td>FLASH0_PROCON1_S3L_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S3L_SHIFT</td>
</tr>
<tr>
<td>S4L</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_PROCON1_S4L_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S4L_SHIFT</td>
</tr>
<tr>
<td>S5L</td>
<td>1</td>
<td>5 - 5</td>
<td>FLASH0_PROCON1_S5L_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S5L_SHIFT</td>
</tr>
<tr>
<td>S6L</td>
<td>1</td>
<td>6 - 6</td>
<td>FLASH0_PROCON1_S6L_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S6L_SHIFT</td>
</tr>
<tr>
<td>S7L</td>
<td>1</td>
<td>7 - 7</td>
<td>FLASH0_PROCON1_S7L_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S7L_SHIFT</td>
</tr>
<tr>
<td>S8L</td>
<td>1</td>
<td>8 - 8</td>
<td>FLASH0_PROCON1_S8L_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S8L_SHIFT</td>
</tr>
<tr>
<td>S9L</td>
<td>1</td>
<td>9 - 9</td>
<td>FLASH0_PROCON1_S9L_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S9L_SHIFT</td>
</tr>
<tr>
<td>S10_S11L</td>
<td>1</td>
<td>10 - 10</td>
<td>FLASH0_PROCON1_S10_S11L_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S10_S11L_SHIFT</td>
</tr>
<tr>
<td>S12_S13L</td>
<td>1</td>
<td>11 - 11</td>
<td>FLASH0_PROCON1_S12_S13L_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S12_S13L_SHIFT</td>
</tr>
<tr>
<td>S14_S15L</td>
<td>1</td>
<td>12 - 12</td>
<td>FLASH0_PROCON1_S14_S15L_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON1_S14_S15L_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_PROCON1_MASK</td><td><tt>0x00001fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00001fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00001fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_PROCON2">&nbsp;</a>
<h3>FLASH0_PROCON2</h3>
<h3>"Flash Protection Configuration Register User 2"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_PROCON2_ADDR = 0xF8002028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_PROCON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000XXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_PROCON2_t">FLASH0_PROCON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_PROCON2.bits</b>&nbsp;&quot;Flash Protection Configuration Register User 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>S0ROM</td>
<td>1</td>
<td>0 - 0</td>
<td>FLASH0_PROCON2_S0ROM_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S0ROM_SHIFT</td>
</tr>
<tr>
<td>S1ROM</td>
<td>1</td>
<td>1 - 1</td>
<td>FLASH0_PROCON2_S1ROM_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S1ROM_SHIFT</td>
</tr>
<tr>
<td>S2ROM</td>
<td>1</td>
<td>2 - 2</td>
<td>FLASH0_PROCON2_S2ROM_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S2ROM_SHIFT</td>
</tr>
<tr>
<td>S3ROM</td>
<td>1</td>
<td>3 - 3</td>
<td>FLASH0_PROCON2_S3ROM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S3ROM_SHIFT</td>
</tr>
<tr>
<td>S4ROM</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_PROCON2_S4ROM_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S4ROM_SHIFT</td>
</tr>
<tr>
<td>S5ROM</td>
<td>1</td>
<td>5 - 5</td>
<td>FLASH0_PROCON2_S5ROM_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S5ROM_SHIFT</td>
</tr>
<tr>
<td>S6ROM</td>
<td>1</td>
<td>6 - 6</td>
<td>FLASH0_PROCON2_S6ROM_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S6ROM_SHIFT</td>
</tr>
<tr>
<td>S7ROM</td>
<td>1</td>
<td>7 - 7</td>
<td>FLASH0_PROCON2_S7ROM_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S7ROM_SHIFT</td>
</tr>
<tr>
<td>S8ROM</td>
<td>1</td>
<td>8 - 8</td>
<td>FLASH0_PROCON2_S8ROM_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S8ROM_SHIFT</td>
</tr>
<tr>
<td>S9ROM</td>
<td>1</td>
<td>9 - 9</td>
<td>FLASH0_PROCON2_S9ROM_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S9ROM_SHIFT</td>
</tr>
<tr>
<td>S10_S11ROM</td>
<td>1</td>
<td>10 - 10</td>
<td>FLASH0_PROCON2_S10_S11ROM_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S10_S11ROM_SHIFT</td>
</tr>
<tr>
<td>S12_S13ROM</td>
<td>1</td>
<td>11 - 11</td>
<td>FLASH0_PROCON2_S12_S13ROM_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S12_S13ROM_SHIFT</td>
</tr>
<tr>
<td>S14_S15ROM</td>
<td>1</td>
<td>12 - 12</td>
<td>FLASH0_PROCON2_S14_S15ROM_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_S14_S15ROM_SHIFT</td>
</tr>
<tr>
<td>TP</td>
<td>1</td>
<td>15 - 15</td>
<td>FLASH0_PROCON2_TP_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>FLASH0_PROCON2_TP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_PROCON2_MASK</td><td><tt>0x00009fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00009fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00009fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_CFTEST">&nbsp;</a>
<h3>FLASH0_CFTEST</h3>
<h3>"CPU Flash Test Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_CFTEST_ADDR = 0xF8002100</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_CFTEST_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXX0000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_CFTEST_t">FLASH0_CFTEST_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_CFTEST.bits</b>&nbsp;&quot;CPU Flash Test Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TE</td>
<td>1</td>
<td>0 - 0</td>
<td>FLASH0_CFTEST_TE_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>FLASH0_CFTEST_TE_SHIFT</td>
</tr>
<tr>
<td>ECENCDIS</td>
<td>1</td>
<td>2 - 2</td>
<td>FLASH0_CFTEST_ECENCDIS_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_ECENCDIS_SHIFT</td>
</tr>
<tr>
<td>ECDECDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>FLASH0_CFTEST_ECDECDIS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_ECDECDIS_SHIFT</td>
</tr>
<tr>
<td>CONFSE</td>
<td>1</td>
<td>4 - 4</td>
<td>FLASH0_CFTEST_CONFSE_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_CONFSE_SHIFT</td>
</tr>
<tr>
<td>PREFEDIS</td>
<td>1</td>
<td>5 - 5</td>
<td>FLASH0_CFTEST_PREFEDIS_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_PREFEDIS_SHIFT</td>
</tr>
<tr>
<td>FSRAME</td>
<td>1</td>
<td>6 - 6</td>
<td>FLASH0_CFTEST_FSRAME_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_FSRAME_SHIFT</td>
</tr>
<tr>
<td>EEAS</td>
<td>1</td>
<td>7 - 7</td>
<td>FLASH0_CFTEST_EEAS_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_EEAS_SHIFT</td>
</tr>
<tr>
<td>FSIINTEN</td>
<td>1</td>
<td>8 - 8</td>
<td>FLASH0_CFTEST_FSIINTEN_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>FLASH0_CFTEST_FSIINTEN_SHIFT</td>
</tr>
<tr>
<td>FSIINT</td>
<td>1</td>
<td>9 - 9</td>
<td>FLASH0_CFTEST_FSIINT_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>FLASH0_CFTEST_FSIINT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_CFTEST_MASK</td><td><tt>0x000003fd</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003fd</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003fd</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000201</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_ECCW">&nbsp;</a>
<h3>FLASH0_ECCW</h3>
<h3>"ECC Write Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_ECCW_ADDR = 0xF8002104</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_ECCW_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXX0000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_ECCW_t">FLASH0_ECCW_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_ECCW.bits</b>&nbsp;&quot;ECC Write Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ECCWCode</td>
<td>8</td>
<td>0 - 7</td>
<td>FLASH0_ECCW_ECCWCode_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>FLASH0_ECCW_ECCWCode_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_ECCW_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_ECCR">&nbsp;</a>
<h3>FLASH0_ECCR</h3>
<h3>"ECC Read Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_ECCR_ADDR = 0xF8002108</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_ECCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXX0000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_ECCR_t">FLASH0_ECCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_ECCR.bits</b>&nbsp;&quot;ECC Read Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ECCRCode</td>
<td>8</td>
<td>0 - 7</td>
<td>FLASH0_ECCR_ECCRCode_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>FLASH0_ECCR_ECCRCode_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_ECCR_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000000ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FLASH0_FSCON">&nbsp;</a>
<h3>FLASH0_FSCON</h3>
<h3>"Flash Size Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>FLASH0_FSCON_ADDR = 0xF800210C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FLASH0_FSCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00001800</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FLASH0_FSCON_t">FLASH0_FSCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FLASH0_FSCON.bits</b>&nbsp;&quot;Flash Size Configuration Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PFSIZE</td>
<td>8</td>
<td>0 - 7</td>
<td>FLASH0_FSCON_PFSIZE_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>FLASH0_FSCON_PFSIZE_SHIFT</td>
</tr>
<tr>
<td>DFSIZE</td>
<td>5</td>
<td>8 - 12</td>
<td>FLASH0_FSCON_DFSIZE_MASK</td>
<td><tt>0x00001f00</tt></td>
<td>rw</td>
<td>FLASH0_FSCON_DFSIZE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FLASH0_FSCON_MASK</td><td><tt>0x00001fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00001fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00001fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


