==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.01 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (Filter.cpp:57:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:57:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_57_3' (Filter.cpp:57:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:57:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (Filter.cpp:109:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:109:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_109_3' (Filter.cpp:109:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:109:25)
INFO: [HLS 214-178] Inlining function 'Filter_horizontal_HW(unsigned char const*, unsigned char*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'Filter_vertical_HW(unsigned char const*, unsigned char*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter.cpp:142:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.62 seconds; current allocated memory: 211.853 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.073 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.065 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (Filter.cpp:41) in function 'Filter_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_2' (Filter.cpp:93) in function 'Filter_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (Filter.cpp:41) in function 'Filter_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_104_2' (Filter.cpp:93) in function 'Filter_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (Filter.cpp:41) in function 'Filter_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_4' (Filter.cpp:93) in function 'Filter_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buffer.1' (Filter.cpp:42) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_HW' (Filter.cpp:140)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 235.893 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_1' (Filter.cpp:41:10) in function 'Filter_HW' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (Filter.cpp:93:7) in function 'Filter_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Temp' (Filter.cpp:63:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.776 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'VITIS_LOOP_53_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_104_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 231.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 232.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_10ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 237.018 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.49 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:128:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:86:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:76:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:138:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:148:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:149:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:150:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_6' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_6' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:126:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.57 seconds; current allocated memory: 211.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.739 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 213.907 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.785 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' (Filter.cpp:79) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_8' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:143), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter.cpp:0:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 235.302 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_7' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:76:59)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:92:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.518 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_77_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_7_VITIS_LOOP_90_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_7_VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 279.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.05 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:128:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:86:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:76:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:138:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:148:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:149:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:150:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_6' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_6' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:126:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.79 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.44 seconds; current allocated memory: 211.737 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.904 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.783 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' (Filter.cpp:79) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_8' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:143), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter.cpp:0:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 235.306 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_7' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:76:59)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:92:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 277.518 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_77_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_7_VITIS_LOOP_90_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_7_VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 279.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.74 seconds; current allocated memory: 209.302 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:130:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:80:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:140:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:150:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (Filter.cpp:82:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:82:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_82_5' (Filter.cpp:82:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:82:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:128:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.35 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.885 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.755 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_7' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:145), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 235.217 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_6' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:80:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:94:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.334 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 277.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 277.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_78_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_6_VITIS_LOOP_92_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_6_VITIS_LOOP_92_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 281.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.16 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:89:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:77:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_4' (Filter.cpp:75:20) in function 'Filter_vertical_HW' completely with a factor of 474 (Filter.cpp:75:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_6' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_6' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.5 seconds; current allocated memory: 216.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 216.025 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 219.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.16 seconds. CPU system time: 0 seconds. Elapsed time: 2.18 seconds; current allocated memory: 220.169 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_5' (Filter.cpp:82) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_8' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter.cpp:0:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.65 seconds. CPU system time: 0 seconds. Elapsed time: 11.74 seconds; current allocated memory: 244.583 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_7' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:77:57)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:95:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.98 seconds; current allocated memory: 295.600 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 296.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 296.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 297.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 297.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 298.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_79_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_7_VITIS_LOOP_93_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_7_VITIS_LOOP_93_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 302.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 308.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 308.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 309.499 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.01 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:130:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:76:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:140:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:150:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_6' (Filter.cpp:82:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:82:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_82_6' (Filter.cpp:82:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:82:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:128:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.42 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.890 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.771 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_5' (Filter.cpp:81) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_8' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:145), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter.cpp:0:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 235.293 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_7' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:76:59)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:94:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 277.501 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 277.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 278.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_78_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_7_VITIS_LOOP_92_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_7_VITIS_LOOP_92_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 279.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 280.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.04 seconds; current allocated memory: 209.302 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:130:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:80:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:140:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:150:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (Filter.cpp:82:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:82:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_82_5' (Filter.cpp:82:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:82:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:128:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.46 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.755 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_7' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:145), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 235.216 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_6' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:80:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:94:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.339 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_78_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_6_VITIS_LOOP_92_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_6_VITIS_LOOP_92_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 279.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 280.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 281.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.09 seconds; current allocated memory: 193.335 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.64 seconds; current allocated memory: 195.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.724 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 219.157 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 261.065 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 261.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 262.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 262.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 263.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 263.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 264.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.587 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.073 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.97 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:132:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:142:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:130:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.89 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.52 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:147), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 235.193 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:90:45)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 277.208 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_88_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 279.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.09 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:143:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter.cpp:88:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:88:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:131:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.74 seconds; current allocated memory: 211.872 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.873 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.011 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.882 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:148), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 235.280 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:91:45)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.189 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 277.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 277.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.681 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.26 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.29 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.744 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 235.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.068 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.587 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.074 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.04 seconds; current allocated memory: 193.335 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:132:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:142:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter.cpp:88:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:130:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.99 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.62 seconds; current allocated memory: 195.873 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.874 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:147), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 219.281 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:90:45)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 261.190 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 261.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 262.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 263.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 263.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 264.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.06 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:89:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:143:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_4' (Filter.cpp:77:20) in function 'Filter_vertical_HW' completely with a factor of 474 (Filter.cpp:77:20)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_77_4' (Filter.cpp:77:20) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:77:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:83:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_5' (Filter.cpp:83:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:83:25)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.01 seconds; current allocated memory: 209.335 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.79 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.724 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.882 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.751 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.167 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.072 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 278.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 278.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 279.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.587 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.95 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:143:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:131:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.55 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:148), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 235.163 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:90:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.071 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 280.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.23 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:134:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:144:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:156:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter.cpp:88:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:132:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.77 seconds; current allocated memory: 211.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.873 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.880 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:149), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 235.278 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:91:45)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 277.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 278.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.073 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.65 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.96 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:135:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:145:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:156:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:157:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter.cpp:88:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_88_6' (Filter.cpp:88:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:88:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:133:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.99 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.63 seconds; current allocated memory: 211.873 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.874 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.884 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:150), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 235.279 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:92:45)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 278.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.679 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.04 seconds; current allocated memory: 209.302 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.94 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.76 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.884 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.756 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_7' (Filter.cpp:65) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 235.213 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_6' (Filter.cpp:65:22) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:95:59)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.337 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_77_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_6_VITIS_LOOP_93_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_6_VITIS_LOOP_93_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 279.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.05 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.62 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.880 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.749 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 235.166 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.073 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 277.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 278.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.065 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.02 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.86 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.45 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.722 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.877 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.745 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 235.154 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 277.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.581 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.04 seconds; current allocated memory: 209.333 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:131:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:79:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:151:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:152:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:81:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_81_5' (Filter.cpp:81:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:81:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:129:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.96 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.56 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:146), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 235.161 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:89:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.068 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 278.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:85) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_75_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.19 seconds; current allocated memory: 209.334 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:85:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:77:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:143:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:153:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_5' (Filter.cpp:79:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:79:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_79_5' (Filter.cpp:79:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:79:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:131:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.75 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 213.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_6' (Filter.cpp:65) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:148), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 235.156 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:77:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:87:52)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.061 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 277.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 277.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:83) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_73_3_VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.583 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.073 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.01 seconds; current allocated memory: 209.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:136:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:78:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:146:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:156:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:157:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:158:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:134:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.73 seconds; current allocated memory: 211.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.888 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.037 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:151), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 235.292 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:78:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:86:54)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 277.197 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 278.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:86) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 279.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.99 seconds; current allocated memory: 209.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:134:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:78:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:144:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:156:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:132:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.96 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.55 seconds; current allocated memory: 211.888 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.037 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.896 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:149), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 235.294 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:78:48)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:86:54)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 277.193 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_tmp_load_1', Filter.cpp:86) on array 'Input_tmp', Filter.cpp:66 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.845 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.37 seconds; current allocated memory: 209.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:134:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:78:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:144:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:154:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:155:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:156:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:132:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.99 seconds; current allocated memory: 211.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.689 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.822 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.703 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:149), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 235.111 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:78:54)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.153 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 278.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 279.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 280.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67ns -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.063 MB.
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.19 seconds; current allocated memory: 209.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'read_input(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:127:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:33:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:34:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:70:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:87:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter.cpp:78:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'write_output(unsigned char*, hls::stream<unsigned char, 0>&)' (Filter.cpp:137:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:147:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:148:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char*, unsigned char*)' (Filter.cpp:149:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' completely with a factor of 7 (Filter.cpp:44:24)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (Filter.cpp:44:24) in function 'Filter_horizontal_HW' has been removed because the loop is unrolled completely (Filter.cpp:44:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' completely with a factor of 7 (Filter.cpp:80:25)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_5' (Filter.cpp:80:25) in function 'Filter_vertical_HW' has been removed because the loop is unrolled completely (Filter.cpp:80:25)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter.cpp:125:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.94 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.91 seconds; current allocated memory: 211.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.689 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.706 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'write_output' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_2' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (Filter.cpp:28) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'input_buffer' (Filter.cpp:29) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter.cpp:142), detected/extracted 4 process function(s): 
	 'read_input3'
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 235.099 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (Filter.cpp:65:11) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_1' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_horizontal_HW' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:70:49)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_tmp' (Filter.cpp:78:54)
WARNING: [HLS 200-1449] Process read_input3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 277.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-103] Legalizing function name 'Filter_HW.entry3' to 'Filter_HW_entry3'.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 277.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 277.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 277.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 278.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 278.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_tmp'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_74_3_VITIS_LOOP_76_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 279.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 280.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 281.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
