// Seed: 4130851233
module module_0;
  wire id_1;
  assign module_2.id_8 = 0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[1] = -id_5;
endprogram
module module_2 #(
    parameter id_2 = 32'd8
) (
    input supply0 id_0,
    input tri1 id_1,
    output tri1 _id_2,
    input wor id_3,
    input wire id_4,
    output uwire id_5,
    input wand id_6,
    output wand id_7,
    output tri id_8,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri id_14,
    output wor id_15,
    input wor id_16,
    input supply0 id_17,
    output uwire id_18
);
  logic [-1 : id_2] id_20;
  ;
  module_0 modCall_1 ();
endmodule
