#ğŸš€ Vending Machine Project

Implements a vending machine using Verilog HDL

Supports two products priced at â‚¹15 and â‚¹20

Accepts coins of â‚¹5 and â‚¹10 denominations

Assumes unlimited coins are available for transactions

 Designed using a Finite State Machine (FSM) approach

# ğŸš€ Vending Machine Project

ğŸ“Œ Project Overview
Designed a Verilog-based vending machine capable of dispensing two products priced at â‚¹15 and â‚¹20.

The machine accepts â‚¹5 and â‚¹10 coins.

Assumes sufficient coin supply for all transactions.

Built using the Finite State Machine (FSM) concept to transition between states based on user inputs.

Simulated and verified using Xilinx Vivado.

# âš™ï¸ FSM Design Details
States Used:

S0: Initial/reset state (waiting for coin insertion)

S1: â‚¹5 collected

S2: â‚¹10 collected

S3: â‚¹15 collected

Coin Input Encoding:

00: No coin inserted

01: â‚¹5 coin

10: â‚¹10 coin

Product Output Encoding (result signal):

00: No product dispensed

01: â‚¹15 product dispensed

10: â‚¹20 product dispensed

Money Return Encoding (return signal):

00: No money returned

01: â‚¹5 returned

10: â‚¹10 returned

11: â‚¹15 returned

Clocking:

Positive-edge clock transitions used to move between states

Debugged using waveform analysis to handle synchronization issues

# ğŸ”” Buzzer Feature
A buzzer signal is implemented as a safeguard:

Prevents the user from unintentionally selecting the â‚¹20 product while only using â‚¹5 repeatedly

Ensures proper coin sequence for purchasing higher-value products

Helps to avoid state confusion and product misdispensing

ğŸ§ª Testing & Debugging
Tested across 10 distinct testbench scenarios

Debugged synchronization challenges related to coin feed timing and positive-edge clock alignment

Verified waveforms to ensure correct product dispensing and money return

# ğŸŒŸ Future Enhancements

Expand to support 3 or more products

Add support for â‚¹20 coins

Explore handling more complex scenarios and edge cases to improve system reliability and coverage

ğŸ› ï¸ Tools Used
Tool	Purpose
Verilog HDL	Hardware description and FSM implementation
Xilinx Vivado	Simulation, synthesis, and waveform debugging

