#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 18 13:53:45 2017
# Process ID: 916
# Current directory: C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_DAC_test_9_16_2017.runs/synth_1
# Command line: vivado.exe -log ADC_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_test.tcl
# Log file: C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_DAC_test_9_16_2017.runs/synth_1/ADC_test.vds
# Journal file: C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_DAC_test_9_16_2017.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADC_test.tcl -notrace
Command: synth_design -top ADC_test -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 347.441 ; gain = 77.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_test' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:21]
	Parameter CLKDIV bound to: 8'b00001000 
	Parameter N00a bound to: 3'b000 
	Parameter N00b bound to: 3'b000 
	Parameter N01 bound to: 3'b001 
	Parameter N10 bound to: 3'b000 
	Parameter N11 bound to: 3'b000 
	Parameter SMP_DLY bound to: 8'b00000010 
	Parameter CLK1PHASE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: HSTL_II - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'reset' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/reset.v:9]
	Parameter max bound to: 30'b000000000000000100111000100000 
	Parameter rst_on bound to: 30'b000000000000000010011100010000 
INFO: [Synth 8-256] done synthesizing module 'reset' (3#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/reset.v:9]
INFO: [Synth 8-638] synthesizing module 'LTC2195x2delay' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:9]
	Parameter CLKDIV bound to: 8'b00001000 
	Parameter N_LVDS bound to: 10 - type: integer 
	Parameter N_SERIAL bound to: 8 - type: integer 
	Parameter TP bound to: 8'b00001111 
	Parameter CHECK bound to: 1'b0 
	Parameter TOGGLE bound to: 1'b1 
	Parameter N00a bound to: 3'b000 
	Parameter N00b bound to: 3'b000 
	Parameter N01 bound to: 3'b001 
	Parameter N10 bound to: 3'b000 
	Parameter N11 bound to: 3'b000 
	Parameter div_f bound to: 27'b000000000011000011010100000 
	Parameter IDLE bound to: 4'b0000 
	Parameter RST1 bound to: 4'b0001 
	Parameter RST2A bound to: 4'b0010 
	Parameter RST2B bound to: 4'b0011 
	Parameter RST2C bound to: 4'b0100 
	Parameter RST3A bound to: 4'b0101 
	Parameter RST3B bound to: 4'b0110 
	Parameter RST3C bound to: 4'b0111 
	Parameter RST4A bound to: 4'b1000 
	Parameter RST4B bound to: 4'b1001 
	Parameter RST4C bound to: 4'b1010 
	Parameter SET1A bound to: 4'b1011 
	Parameter SET1B bound to: 4'b1100 
	Parameter SET1C bound to: 4'b1101 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (4#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (5#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20009]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20009]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 14 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized1' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized2' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 8 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized3' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 6 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized4' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 12 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized5' (6#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (7#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
WARNING: [Synth 8-350] instance 'MMCME2_ADV_inst' of module 'MMCME2_ADV' requires 33 connections, but only 16 given [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:102]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/clk_div.v:21]
	Parameter div_f bound to: 27'b000000000011000011010100000 
	Parameter halfway bound to: 27'b000000000001100001101010000 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (10#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/clk_div.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:504]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16506]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (11#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:16506]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:13]
	Parameter TRANSFER_SIZE bound to: 16 - type: integer 
	Parameter SPI_CLK_DIV bound to: 8'b00001010 
	Parameter SPI_POLARITY bound to: 1'b1 
	Parameter N_SDI bound to: 1 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter TRIG bound to: 3'b001 
	Parameter SPI1 bound to: 3'b010 
	Parameter SPI2 bound to: 3'b011 
	Parameter SPI3 bound to: 3'b100 
	Parameter SPI4 bound to: 3'b101 
WARNING: [Synth 8-5788] Register spi_scs_out_reg in module SPI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:115]
WARNING: [Synth 8-5788] Register spi_sck_out_reg in module SPI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:116]
WARNING: [Synth 8-5788] Register spi_sdo_out_reg in module SPI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:117]
INFO: [Synth 8-256] done synthesizing module 'SPI' (12#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:762]
WARNING: [Synth 8-6014] Unused sequential element BS_state1_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:337]
WARNING: [Synth 8-6014] Unused sequential element counter1_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:338]
WARNING: [Synth 8-6014] Unused sequential element bit_slip1_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:339]
WARNING: [Synth 8-5788] Register spi_data_reg in module LTC2195x2delay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:638]
WARNING: [Synth 8-6014] Unused sequential element BScounter00a_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:378]
WARNING: [Synth 8-6014] Unused sequential element BScounter00b_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:393]
WARNING: [Synth 8-6014] Unused sequential element BScounter10_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:438]
WARNING: [Synth 8-6014] Unused sequential element BScounter11_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:453]
INFO: [Synth 8-256] done synthesizing module 'LTC2195x2delay' (13#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:9]
INFO: [Synth 8-638] synthesizing module 'AD9783' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:17]
	Parameter SMP_DLY bound to: 8'b00010011 
	Parameter SET bound to: 4'b1101 
	Parameter HLD bound to: 4'b1111 
	Parameter CLKDIV bound to: 4 - type: integer 
	Parameter IODG_NAME bound to: OUTPUT_DG_0 - type: string 
	Parameter CLK1PHASE bound to: 45 - type: integer 
	Parameter N_LVDS bound to: 18 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter RST1 bound to: 4'b0001 
	Parameter RST2 bound to: 4'b0010 
	Parameter RST3A bound to: 4'b0011 
	Parameter RST3B bound to: 4'b0100 
	Parameter RST3C bound to: 4'b0101 
	Parameter RST4A bound to: 4'b0110 
	Parameter RST4B bound to: 4'b0111 
	Parameter RST4C bound to: 4'b1000 
	Parameter GET1A bound to: 4'b1001 
	Parameter GET1B bound to: 4'b1010 
	Parameter GET1C bound to: 4'b1011 
	Parameter SET1A bound to: 4'b1100 
	Parameter SET1B bound to: 4'b1101 
	Parameter SET1C bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (13#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'OBUFDS__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS__parameterized0' (13#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 45.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (14#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:322]
WARNING: [Synth 8-5788] Register rst_out_reg in module AD9783 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:328]
WARNING: [Synth 8-5788] Register spi_data_reg in module AD9783 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:215]
INFO: [Synth 8-256] done synthesizing module 'AD9783' (15#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:17]
WARNING: [Synth 8-3848] Net led_out in module/entity ADC_test does not have driver. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:68]
INFO: [Synth 8-256] done synthesizing module 'ADC_test' (16#1) [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:21]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_addr_in[7]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_addr_in[6]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_addr_in[5]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[15]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[14]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[13]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[12]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[11]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[10]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[9]
WARNING: [Synth 8-3331] design AD9783 has unconnected port cmd_data_in[8]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_addr_in[7]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[15]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[14]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[13]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[12]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[11]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[10]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[9]
WARNING: [Synth 8-3331] design LTC2195x2delay has unconnected port cmd_data_in[8]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[3]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[2]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[1]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[0]
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO1_p
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO1_n
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO0_p
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO0_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.523 ; gain = 118.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_trig_in to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[15] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[14] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[13] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[12] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[11] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[10] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[9] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[8] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[6] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[5] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[4] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[3] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[2] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[1] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_addr_in[0] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[7] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[6] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[5] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[4] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[3] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[2] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[1] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin ADC:cmd_data_in[0] to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:152]
WARNING: [Synth 8-3295] tying undriven pin AD9783_inst1:spi_sdi_in to constant 0 [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_test.v:227]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.523 ; gain = 118.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc]
WARNING: [Vivado 12-508] No pins matched 'ADC2/LTC2195_SPI_inst/spi_clk_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins ADC2/LTC2195_SPI_inst/spi_clk_reg/Q]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/PS_clk_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins ADC2/PS_clk_reg/Q]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/spi_data_reg[7]/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {ADC2/spi_data_reg[7]/Q}]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/spi_data_reg[8]/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {ADC2/spi_data_reg[8]/Q}]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/spi_data_reg[9]/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {ADC2/spi_data_reg[9]/Q}]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/spi_trigger_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins ADC2/spi_trigger_reg/Q]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'rstLEDclk/div_clk_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins rstLEDclk/div_clk_reg/Q]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'rstLEDclk/div_clk_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:14]
WARNING: [Vivado 12-508] No pins matched 'rst_in_reg/Q'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins rstLEDclk/div_clk_reg/Q]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'ADC2/ODDR_inst/C'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins ADC2/ODDR_inst/C]'. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 714.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/reset.v:24]
INFO: [Synth 8-5545] ROM "div_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "spi_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'BSi00b_reg' into 'BSi00a_reg' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:397]
INFO: [Synth 8-4471] merging register 'BSi10_reg' into 'BSi00a_reg' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:442]
INFO: [Synth 8-4471] merging register 'BSi11_reg' into 'BSi00a_reg' [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:457]
WARNING: [Synth 8-6014] Unused sequential element BSi00b_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:397]
WARNING: [Synth 8-6014] Unused sequential element BSi10_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:442]
WARNING: [Synth 8-6014] Unused sequential element BSi11_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:457]
INFO: [Synth 8-802] inferred FSM for state register 'state_f_reg' in module 'LTC2195x2delay'
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:756]
INFO: [Synth 8-5544] ROM "bit_slip_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_trigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_f" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element BScounter01_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:423]
WARNING: [Synth 8-6014] Unused sequential element counter_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:757]
INFO: [Synth 8-802] inferred FSM for state register 'state_f_reg' in module 'AD9783'
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:316]
INFO: [Synth 8-5544] ROM "spi_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_trigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_f" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:317]
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:756]
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:756]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    RST1 |                   00000000000001 |                             0001
                   RST2A |                   00000000000010 |                             0010
                   RST2B |                   00000000000100 |                             0011
                   RST2C |                   00000000001000 |                             0100
                   RST3A |                   00000000010000 |                             0101
                   RST3B |                   00000000100000 |                             0110
                   RST3C |                   00000001000000 |                             0111
                   RST4A |                   00000010000000 |                             1000
                   RST4B |                   00000100000000 |                             1001
                   RST4C |                   00001000000000 |                             1010
                    IDLE |                   00010000000000 |                             0000
                   SET1A |                   00100000000000 |                             1011
                   SET1B |                   01000000000000 |                             1100
                   SET1C |                   10000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_f_reg' using encoding 'one-hot' in module 'LTC2195x2delay'
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:756]
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:316]
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:316]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    RST1 |                  000000000000001 |                             0001
                    RST2 |                  000000000000010 |                             0010
                   RST3A |                  000000000000100 |                             0011
                   RST3B |                  000000000001000 |                             0100
                   RST3C |                  000000000010000 |                             0101
                   RST4A |                  000000000100000 |                             0110
                   RST4B |                  000000001000000 |                             0111
                   RST4C |                  000000010000000 |                             1000
                    IDLE |                  000000100000000 |                             0000
                   GET1A |                  000001000000000 |                             1001
                   GET1B |                  000010000000000 |                             1010
                   GET1C |                  000100000000000 |                             1011
                   SET1A |                  001000000000000 |                             1100
                   SET1B |                  010000000000000 |                             1101
                   SET1C |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_f_reg' using encoding 'one-hot' in module 'AD9783'
WARNING: [Synth 8-6014] Unused sequential element state_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:316]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	  14 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 2     
	  22 Input     15 Bit        Muxes := 2     
	  21 Input     14 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 27    
	  14 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 9     
Module LTC2195x2delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     16 Bit        Muxes := 1     
	  21 Input     14 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module AD9783 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	  22 Input     15 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ADC/FR1_out_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:248]
WARNING: [Synth 8-6014] Unused sequential element AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:116]
WARNING: [Synth 8-6014] Unused sequential element AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/SPI.v:117]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ADC/hzClk/div_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ADC/LTC2195_SPI_inst/spi_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AD9783_inst0/AD_9783_SPI_inst/spi_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AD9783_inst1/AD_9783_SPI_inst/spi_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element startup_reset/counter_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/reset.v:24]
WARNING: [Synth 8-6014] Unused sequential element ADC/BScounter01_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:423]
WARNING: [Synth 8-6014] Unused sequential element ADC/counter_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/LTC2195x2delay.v:757]
WARNING: [Synth 8-6014] Unused sequential element AD9783_inst0/counter_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:317]
WARNING: [Synth 8-6014] Unused sequential element AD9783_inst1/counter_f_reg was removed.  [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/AD9783.v:317]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[3]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[2]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[1]
WARNING: [Synth 8-3331] design ADC_test has unconnected port led_out[0]
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO1_p
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO1_n
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO0_p
WARNING: [Synth 8-3331] design ADC_test has unconnected port DCO0_n
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[0]' (FDE) to 'AD9783_inst0/spi_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[0]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[1]' (FDE) to 'AD9783_inst0/spi_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[1]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[2]' (FDE) to 'AD9783_inst0/spi_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[2]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[3]' (FDE) to 'AD9783_inst0/spi_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[3]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[4]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[5]' (FDE) to 'AD9783_inst0/spi_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[5]' (FDE) to 'ADC/spi_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[6]' (FDE) to 'AD9783_inst0/spi_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[6]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[9]' (FDE) to 'AD9783_inst0/spi_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[10]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[11]' (FDE) to 'AD9783_inst0/spi_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[11]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[12]' (FDE) to 'AD9783_inst0/spi_data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ADC/BSi00a_reg )
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[12]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[13]' (FDE) to 'AD9783_inst0/spi_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[13]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AD9783_inst0/spi_data_reg[14] )
INFO: [Synth 8-3886] merging instance 'ADC/spi_data_reg[14]' (FDE) to 'ADC/spi_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/data_in_reg[34]' (FD) to 'AD9783_inst0/data_in_reg[17]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/data_in_reg[16]' (FD) to 'AD9783_inst0/data_in_reg[35]'
INFO: [Synth 8-3886] merging instance 'AD9783_inst1/data_in_reg[17]' (FD) to 'AD9783_inst1/data_in_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AD9783_inst1/data_in_reg[34] )
INFO: [Synth 8-3886] merging instance 'AD9783_inst1/data_in_reg[35]' (FD) to 'AD9783_inst1/data_in_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AD9783_inst1/data_in_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AD9783_inst0/data_in_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AD9783_inst0/data_in_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ADC/spi_data_reg[15] )
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/OBUFDS_CLK) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (ADC/spi_data_reg[15]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (ADC/BSi00a_reg) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst0/spi_data_reg[14]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst0/data_in_reg[35]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst0/data_in_reg[17]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[15]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[14]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[13]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[12]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[11]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[10]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[9]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[8]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[7]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[6]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[5]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[4]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[3]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[2]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[1]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/spi_data_reg[0]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[11]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/data_in_reg[34]) is unused and will be removed from module ADC_test.
WARNING: [Synth 8-3332] Sequential element (AD9783_inst1/data_in_reg[16]) is unused and will be removed from module ADC_test.
INFO: [Synth 8-3886] merging instance 'AD9783_inst0/spi_data_reg[4]' (FDE) to 'AD9783_inst0/spi_data_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 4 of C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:4]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 5 of C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc. [C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/servo_tests_const.xdc:5]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ADC_test    | ADC/LTC2195_SPI_inst/data_out_reg[15]          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ADC_test    | ADC/LTC2195_SPI_inst/data_out_reg[4]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ADC_test    | AD9783_inst0/AD_9783_SPI_inst/data_out_reg[14] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |    11|
|2     |CARRY4      |    24|
|3     |IDELAYCTRL  |     1|
|4     |IDELAYE2    |     1|
|5     |IDELAYE2_1  |     2|
|6     |IDELAYE2_2  |     2|
|7     |IDELAYE2_3  |     1|
|8     |IDELAYE2_4  |     2|
|9     |IDELAYE2_5  |     1|
|10    |IDELAYE2_6  |     1|
|11    |ISERDESE2   |    10|
|12    |LUT1        |    98|
|13    |LUT2        |    63|
|14    |LUT3        |    60|
|15    |LUT4        |    46|
|16    |LUT5        |    70|
|17    |LUT6        |    71|
|18    |MMCME2_ADV  |     1|
|19    |MMCME2_BASE |     2|
|20    |ODDR        |     1|
|21    |ODDR_1      |    36|
|22    |SRL16E      |     3|
|23    |FDCE        |   147|
|24    |FDPE        |    44|
|25    |FDRE        |   226|
|26    |LDC         |    11|
|27    |IBUF        |     2|
|28    |IBUFDS      |    12|
|29    |IBUFG       |     1|
|30    |OBUF        |    10|
|31    |OBUFDS      |    36|
|32    |OBUFT       |     4|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  1000|
|2     |  AD9783_inst0       |AD9783         |   278|
|3     |    AD_9783_SPI_inst |SPI_2          |   146|
|4     |  AD9783_inst1       |AD9783_0       |   208|
|5     |    AD_9783_SPI_inst |SPI_1          |    84|
|6     |  ADC                |LTC2195x2delay |   411|
|7     |    LTC2195_SPI_inst |SPI            |   132|
|8     |    hzClk            |clk_div        |    80|
|9     |  startup_reset      |reset          |    82|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 714.156 ; gain = 118.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 714.156 ; gain = 444.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUFG => IBUF: 1 instances
  LDC => LDCE: 11 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances

134 Infos, 151 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 714.156 ; gain = 452.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/dschussheim/Documents/GitHub/digital-servo/PSU/Firmware/KX1/ADC_DAC_test_9_16_2017/ADC_DAC_test_9_16_2017.runs/synth_1/ADC_test.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 714.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 13:54:15 2017...
