// Seed: 292627858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    wire id_8;
  endgenerate
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16,
    output wor id_17,
    output supply0 id_18,
    input wor id_19,
    input wire id_20,
    input supply1 id_21,
    input wor id_22,
    input tri0 id_23,
    input uwire id_24,
    input wand id_25
    , id_39,
    input tri1 id_26,
    input supply0 id_27,
    output tri0 id_28,
    input wire id_29,
    input wire id_30,
    input wire id_31,
    input wire id_32,
    input tri0 id_33,
    input wor id_34,
    input tri0 id_35,
    input supply1 id_36,
    output uwire id_37
);
  wire id_40;
  wor  id_41;
  genvar id_42;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_42,
      id_41,
      id_41,
      id_41,
      id_42
  );
  assign id_41 = 1;
  wire id_43;
  integer id_44;
  assign id_16 = id_11;
  wire id_45;
endmodule
