//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32603126
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_75, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop

.entry DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_3,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8
)
{
	.reg .pred 	%p<94>;
	.reg .b32 	%r<20>;
	.reg .f64 	%fd<162>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd7, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0];
	ld.param.u64 	%rd8, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2];
	ld.param.u64 	%rd9, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4];
	ld.param.u64 	%rd10, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5];
	ld.param.u64 	%rd11, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6];
	ld.param.u64 	%rd12, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7];
	ld.param.u64 	%rd13, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8];
	mov.b32 	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r5, %r4, %r1;
	mad.lo.s32 	%r6, %r3, %r2, %r5;
	cvt.s64.s32 	%rd1, %r6;
	setp.gt.s32 	%p1, %r6, 5;
	mov.f64 	%fd146, 0d0000000000000000;
	mov.f64 	%fd145, %fd146;
	@%p1 bra 	$L__BB0_3;

	shl.b64 	%rd14, %rd1, 3;
	add.s64 	%rd15, %rd12, %rd14;
	ld.global.f64 	%fd1, [%rd15];
	abs.f64 	%fd54, %fd1;
	setp.gtu.f64 	%p2, %fd54, 0d7FF0000000000000;
	@%p2 bra 	$L__BB0_3;

	mov.f64 	%fd145, %fd1;

$L__BB0_3:
	cvt.u32.u64 	%r7, %rd1;
	setp.gt.s32 	%p3, %r7, 4;
	@%p3 bra 	$L__BB0_6;

	shl.b64 	%rd16, %rd1, 3;
	add.s64 	%rd17, %rd13, %rd16;
	ld.global.f64 	%fd3, [%rd17];
	abs.f64 	%fd57, %fd3;
	setp.gtu.f64 	%p4, %fd57, 0d7FF0000000000000;
	@%p4 bra 	$L__BB0_6;

	mov.f64 	%fd146, %fd3;

$L__BB0_6:
	mul.f64 	%fd59, %fd145, %fd146;
	abs.f64 	%fd60, %fd59;
	setp.le.f64 	%p6, %fd60, 0d7FF0000000000000;
	add.f64 	%fd61, %fd59, 0d0000000000000000;
	selp.f64 	%fd5, %fd61, 0d0000000000000000, %p6;
	mov.f64 	%fd148, 0d0000000000000000;
	mov.f64 	%fd147, %fd148;
	@%p3 bra 	$L__BB0_9;

	shl.b64 	%rd18, %rd1, 32;
	add.s64 	%rd19, %rd18, 4294967296;
	shr.s64 	%rd20, %rd19, 29;
	add.s64 	%rd21, %rd12, %rd20;
	ld.global.f64 	%fd6, [%rd21];
	abs.f64 	%fd63, %fd6;
	setp.gtu.f64 	%p7, %fd63, 0d7FF0000000000000;
	@%p7 bra 	$L__BB0_9;

	mov.f64 	%fd147, %fd6;

$L__BB0_9:
	setp.gt.s32 	%p8, %r7, 3;
	@%p8 bra 	$L__BB0_12;

	shl.b64 	%rd22, %rd1, 32;
	add.s64 	%rd23, %rd22, 4294967296;
	shr.s64 	%rd24, %rd23, 29;
	add.s64 	%rd25, %rd13, %rd24;
	ld.global.f64 	%fd8, [%rd25];
	abs.f64 	%fd66, %fd8;
	setp.gtu.f64 	%p9, %fd66, 0d7FF0000000000000;
	@%p9 bra 	$L__BB0_12;

	mov.f64 	%fd148, %fd8;

$L__BB0_12:
	mul.f64 	%fd68, %fd147, %fd148;
	abs.f64 	%fd69, %fd68;
	setp.le.f64 	%p11, %fd69, 0d7FF0000000000000;
	add.f64 	%fd70, %fd5, %fd68;
	selp.f64 	%fd10, %fd70, %fd5, %p11;
	shl.b64 	%rd26, %rd1, 3;
	add.s64 	%rd2, %rd11, %rd26;
	ld.global.f64 	%fd11, [%rd10];
	mov.f64 	%fd152, 0d0000000000000000;
	mov.f64 	%fd149, %fd152;
	@%p3 bra 	$L__BB0_15;

	ld.global.f64 	%fd12, [%rd2];
	abs.f64 	%fd72, %fd12;
	setp.gtu.f64 	%p12, %fd72, 0d7FF0000000000000;
	@%p12 bra 	$L__BB0_15;

	mov.f64 	%fd149, %fd12;

$L__BB0_15:
	abs.f64 	%fd74, %fd11;
	setp.gtu.f64 	%p13, %fd74, 0d7FF0000000000000;
	selp.f64 	%fd75, 0d0000000000000000, %fd11, %p13;
	setp.neu.f64 	%p14, %fd75, %fd149;
	@%p14 bra 	$L__BB0_17;

	ld.global.f64 	%fd76, [%rd9];
	abs.f64 	%fd77, %fd76;
	setp.gtu.f64 	%p15, %fd77, 0d7FF0000000000000;
	add.f64 	%fd78, %fd76, 0d0000000000000000;
	selp.f64 	%fd152, 0d0000000000000000, %fd78, %p15;

$L__BB0_17:
	ld.global.f64 	%fd16, [%rd10+8];
	mov.f64 	%fd151, 0d0000000000000000;
	@%p3 bra 	$L__BB0_20;

	ld.global.f64 	%fd17, [%rd2];
	abs.f64 	%fd81, %fd17;
	setp.gtu.f64 	%p17, %fd81, 0d7FF0000000000000;
	@%p17 bra 	$L__BB0_20;

	mov.f64 	%fd151, %fd17;

$L__BB0_20:
	abs.f64 	%fd82, %fd16;
	setp.gtu.f64 	%p18, %fd82, 0d7FF0000000000000;
	selp.f64 	%fd83, 0d0000000000000000, %fd16, %p18;
	setp.neu.f64 	%p19, %fd83, %fd151;
	@%p19 bra 	$L__BB0_22;

	ld.global.f64 	%fd84, [%rd9+8];
	abs.f64 	%fd85, %fd84;
	setp.gtu.f64 	%p20, %fd85, 0d7FF0000000000000;
	selp.f64 	%fd86, 0d0000000000000000, %fd84, %p20;
	add.f64 	%fd152, %fd152, %fd86;

$L__BB0_22:
	ld.global.f64 	%fd21, [%rd10+16];
	mov.f64 	%fd153, 0d0000000000000000;
	@%p3 bra 	$L__BB0_25;

	ld.global.f64 	%fd22, [%rd2];
	abs.f64 	%fd89, %fd22;
	setp.gtu.f64 	%p22, %fd89, 0d7FF0000000000000;
	@%p22 bra 	$L__BB0_25;

	mov.f64 	%fd153, %fd22;

$L__BB0_25:
	abs.f64 	%fd90, %fd21;
	setp.gtu.f64 	%p23, %fd90, 0d7FF0000000000000;
	selp.f64 	%fd91, 0d0000000000000000, %fd21, %p23;
	setp.neu.f64 	%p24, %fd91, %fd153;
	@%p24 bra 	$L__BB0_27;

	ld.global.f64 	%fd92, [%rd9+16];
	abs.f64 	%fd93, %fd92;
	setp.gtu.f64 	%p25, %fd93, 0d7FF0000000000000;
	selp.f64 	%fd94, 0d0000000000000000, %fd92, %p25;
	add.f64 	%fd152, %fd152, %fd94;

$L__BB0_27:
	ld.global.f64 	%fd26, [%rd10+24];
	mov.f64 	%fd155, 0d0000000000000000;
	@%p3 bra 	$L__BB0_30;

	ld.global.f64 	%fd27, [%rd2];
	abs.f64 	%fd97, %fd27;
	setp.gtu.f64 	%p27, %fd97, 0d7FF0000000000000;
	@%p27 bra 	$L__BB0_30;

	mov.f64 	%fd155, %fd27;

$L__BB0_30:
	abs.f64 	%fd98, %fd26;
	setp.gtu.f64 	%p28, %fd98, 0d7FF0000000000000;
	selp.f64 	%fd99, 0d0000000000000000, %fd26, %p28;
	setp.neu.f64 	%p29, %fd99, %fd155;
	@%p29 bra 	$L__BB0_32;

	ld.global.f64 	%fd100, [%rd9+24];
	abs.f64 	%fd101, %fd100;
	setp.gtu.f64 	%p30, %fd101, 0d7FF0000000000000;
	selp.f64 	%fd102, 0d0000000000000000, %fd100, %p30;
	add.f64 	%fd152, %fd152, %fd102;

$L__BB0_32:
	ld.global.f64 	%fd31, [%rd10+32];
	mov.f64 	%fd157, 0d0000000000000000;
	@%p3 bra 	$L__BB0_35;

	ld.global.f64 	%fd32, [%rd2];
	abs.f64 	%fd105, %fd32;
	setp.gtu.f64 	%p32, %fd105, 0d7FF0000000000000;
	@%p32 bra 	$L__BB0_35;

	mov.f64 	%fd157, %fd32;

$L__BB0_35:
	abs.f64 	%fd106, %fd31;
	setp.gtu.f64 	%p33, %fd106, 0d7FF0000000000000;
	selp.f64 	%fd107, 0d0000000000000000, %fd31, %p33;
	setp.neu.f64 	%p34, %fd107, %fd157;
	@%p34 bra 	$L__BB0_37;

	ld.global.f64 	%fd108, [%rd9+32];
	abs.f64 	%fd109, %fd108;
	setp.gtu.f64 	%p35, %fd109, 0d7FF0000000000000;
	selp.f64 	%fd110, 0d0000000000000000, %fd108, %p35;
	add.f64 	%fd152, %fd152, %fd110;

$L__BB0_37:
	add.f64 	%fd36, %fd10, 0d0000000000000000;
	add.f64 	%fd37, %fd152, 0d0000000000000000;
	mov.f64 	%fd159, 0d3FF0D53D5230DA40;
	@%p8 bra 	$L__BB0_39;

	add.s64 	%rd28, %rd8, %rd26;
	ld.global.f64 	%fd112, [%rd28];
	abs.f64 	%fd113, %fd112;
	setp.le.f64 	%p37, %fd113, 0d7FF0000000000000;
	mul.f64 	%fd114, %fd112, 0d3FF4ADD170AAF192;
	mul.f64 	%fd115, %fd114, 0d3FEA0C6615C30F9E;
	selp.f64 	%fd159, %fd115, 0d3FF0D53D5230DA40, %p37;

$L__BB0_39:
	setp.gt.f64 	%p38, %fd37, 0d0000000000000000;
	setp.lt.f64 	%p39, %fd159, 0d0000000000000000;
	and.pred  	%p40, %p38, %p39;
	@%p40 bra 	$L__BB0_41;

	setp.geu.f64 	%p41, %fd37, 0d0000000000000000;
	setp.leu.f64 	%p42, %fd159, 0d0000000000000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	$L__BB0_53;

$L__BB0_41:
	neg.f64 	%fd40, %fd37;
	setp.eq.f64 	%p44, %fd159, %fd40;
	mov.f64 	%fd160, 0d0000000000000000;
	@%p44 bra 	$L__BB0_54;

	setp.eq.f64 	%p45, %fd159, 0d0000000000000000;
	setp.eq.f64 	%p46, %fd37, 0d8000000000000000;
	or.pred  	%p47, %p46, %p45;
	@%p47 bra 	$L__BB0_53;

	add.f64 	%fd117, %fd37, %fd159;
	abs.f64 	%fd41, %fd117;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd41;
	}
	and.b32  	%r17, %r16, 2146435072;
	setp.eq.s32 	%p48, %r17, 2146435072;
	@%p48 bra 	$L__BB0_53;

	abs.f64 	%fd42, %fd159;
	mul.f64 	%fd118, %fd42, 0d3D30000000000000;
	setp.gt.f64 	%p49, %fd41, %fd118;
	@%p49 bra 	$L__BB0_53;

	abs.f64 	%fd43, %fd40;
	mul.f64 	%fd119, %fd43, 0d3D30000000000000;
	setp.gt.f64 	%p50, %fd41, %fd119;
	@%p50 bra 	$L__BB0_53;

	setp.gtu.f64 	%p51, %fd41, 0d433FFFFFFFFFFFFF;
	@%p51 bra 	$L__BB0_52;

	cvt.rzi.s64.f64 	%rd3, %fd41;
	setp.gt.s64 	%p52, %rd3, 9007199254740991;
	@%p52 bra 	$L__BB0_52;

	cvt.rn.f64.s64 	%fd120, %rd3;
	setp.ne.f64 	%p53, %fd41, %fd120;
	setp.gtu.f64 	%p54, %fd42, 0d433FFFFFFFFFFFFF;
	or.pred  	%p55, %p53, %p54;
	@%p55 bra 	$L__BB0_52;

	cvt.rzi.s64.f64 	%rd4, %fd42;
	setp.gt.s64 	%p56, %rd4, 9007199254740991;
	@%p56 bra 	$L__BB0_52;

	cvt.rn.f64.s64 	%fd121, %rd4;
	setp.ne.f64 	%p57, %fd42, %fd121;
	setp.gtu.f64 	%p58, %fd43, 0d433FFFFFFFFFFFFF;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_52;

	cvt.rzi.s64.f64 	%rd29, %fd43;
	setp.lt.s64 	%p60, %rd29, 9007199254740992;
	cvt.rn.f64.s64 	%fd122, %rd29;
	setp.equ.f64 	%p61, %fd43, %fd122;
	and.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB0_53;

$L__BB0_52:
	mul.f64 	%fd124, %fd42, 0d3CF0000000000000;
	setp.lt.f64 	%p63, %fd41, %fd124;
	mul.f64 	%fd125, %fd43, 0d3CF0000000000000;
	setp.lt.f64 	%p64, %fd41, %fd125;
	and.pred  	%p65, %p63, %p64;
	@%p65 bra 	$L__BB0_54;

$L__BB0_53:
	add.f64 	%fd160, %fd37, %fd159;

$L__BB0_54:
	setp.gt.f64 	%p66, %fd36, 0d0000000000000000;
	setp.lt.f64 	%p67, %fd160, 0d0000000000000000;
	and.pred  	%p68, %p66, %p67;
	@%p68 bra 	$L__BB0_56;

	setp.geu.f64 	%p69, %fd36, 0d0000000000000000;
	setp.leu.f64 	%p70, %fd160, 0d0000000000000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_68;

$L__BB0_56:
	neg.f64 	%fd46, %fd36;
	setp.eq.f64 	%p72, %fd160, %fd46;
	mov.f64 	%fd161, 0d0000000000000000;
	@%p72 bra 	$L__BB0_69;

	setp.eq.f64 	%p73, %fd160, 0d0000000000000000;
	setp.eq.f64 	%p74, %fd36, 0d8000000000000000;
	or.pred  	%p75, %p74, %p73;
	@%p75 bra 	$L__BB0_68;

	add.f64 	%fd127, %fd36, %fd160;
	abs.f64 	%fd47, %fd127;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd47;
	}
	and.b32  	%r19, %r18, 2146435072;
	setp.eq.s32 	%p76, %r19, 2146435072;
	@%p76 bra 	$L__BB0_68;

	abs.f64 	%fd48, %fd160;
	mul.f64 	%fd128, %fd48, 0d3D30000000000000;
	setp.gt.f64 	%p77, %fd47, %fd128;
	@%p77 bra 	$L__BB0_68;

	abs.f64 	%fd49, %fd46;
	mul.f64 	%fd129, %fd49, 0d3D30000000000000;
	setp.gt.f64 	%p78, %fd47, %fd129;
	@%p78 bra 	$L__BB0_68;

	setp.gtu.f64 	%p79, %fd47, 0d433FFFFFFFFFFFFF;
	@%p79 bra 	$L__BB0_67;

	cvt.rzi.s64.f64 	%rd5, %fd47;
	setp.gt.s64 	%p80, %rd5, 9007199254740991;
	@%p80 bra 	$L__BB0_67;

	cvt.rn.f64.s64 	%fd130, %rd5;
	setp.ne.f64 	%p81, %fd47, %fd130;
	setp.gtu.f64 	%p82, %fd48, 0d433FFFFFFFFFFFFF;
	or.pred  	%p83, %p81, %p82;
	@%p83 bra 	$L__BB0_67;

	cvt.rzi.s64.f64 	%rd6, %fd48;
	setp.gt.s64 	%p84, %rd6, 9007199254740991;
	@%p84 bra 	$L__BB0_67;

	cvt.rn.f64.s64 	%fd131, %rd6;
	setp.ne.f64 	%p85, %fd48, %fd131;
	setp.gtu.f64 	%p86, %fd49, 0d433FFFFFFFFFFFFF;
	or.pred  	%p87, %p85, %p86;
	@%p87 bra 	$L__BB0_67;

	cvt.rzi.s64.f64 	%rd30, %fd49;
	setp.lt.s64 	%p88, %rd30, 9007199254740992;
	cvt.rn.f64.s64 	%fd132, %rd30;
	setp.equ.f64 	%p89, %fd49, %fd132;
	and.pred  	%p90, %p88, %p89;
	@%p90 bra 	$L__BB0_68;

$L__BB0_67:
	mul.f64 	%fd134, %fd48, 0d3CF0000000000000;
	setp.lt.f64 	%p91, %fd47, %fd134;
	mul.f64 	%fd135, %fd49, 0d3CF0000000000000;
	setp.lt.f64 	%p92, %fd47, %fd135;
	and.pred  	%p93, %p91, %p92;
	@%p93 bra 	$L__BB0_69;

$L__BB0_68:
	add.f64 	%fd161, %fd36, %fd160;

$L__BB0_69:
	add.s64 	%rd32, %rd7, %rd26;
	st.global.f64 	[%rd32], %fd161;
	ret;

}

  