<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5')">rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.55</td>
<td class="s10 cl rt"><a href="mod2274.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2274.html#Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod2274.html#Toggle" > 70.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2274.html#Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2274.html#inst_tag_194993"  onclick="showContent('inst_tag_194993')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></td>
<td class="s7 cl rt"> 79.39</td>
<td class="s10 cl rt"><a href="mod2274.html#inst_tag_194993_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194993_Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194993_Toggle" > 66.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2274.html#inst_tag_194993_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2274.html#inst_tag_194994"  onclick="showContent('inst_tag_194994')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 90.29</td>
<td class="s10 cl rt"><a href="mod2274.html#inst_tag_194994_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2274.html#inst_tag_194994_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194994_Toggle" > 69.39</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2274.html#inst_tag_194994_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_194993'>
<hr>
<a name="inst_tag_194993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_194993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.39</td>
<td class="s10 cl rt"><a href="mod2274.html#inst_tag_194993_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194993_Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194993_Toggle" > 66.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2274.html#inst_tag_194993_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.37</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s5 cl rt"> 57.69</td>
<td class="s7 cl rt"> 72.13</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1939.html#inst_tag_173971" >ddr_axil_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod329.html#inst_tag_25952" id="tag_urg_inst_25952">Ab</a></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_75599" id="tag_urg_inst_75599">Af</a></td>
<td class="s8 cl rt"> 82.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.99</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod850.html#inst_tag_60238" id="tag_urg_inst_60238">Bp</a></td>
<td class="s7 cl rt"> 72.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod130.html#inst_tag_11595" id="tag_urg_inst_11595">Cf</a></td>
<td class="s5 cl rt"> 59.57</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod842.html#inst_tag_60224" id="tag_urg_inst_60224">Rp</a></td>
<td class="s8 cl rt"> 81.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 91.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod9.html#inst_tag_40" id="tag_urg_inst_40">Wb</a></td>
<td class="s9 cl rt"> 92.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1813.html#inst_tag_148667" id="tag_urg_inst_148667">Wf</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32667" id="tag_urg_inst_32667">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70050" id="tag_urg_inst_70050">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174996" id="tag_urg_inst_174996">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_3.html#inst_tag_259020" id="tag_urg_inst_259020">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17232" id="tag_urg_inst_17232">ursrsrg</a></td>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17233" id="tag_urg_inst_17233">ursrsrg245</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149351" id="tag_urg_inst_149351">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149350" id="tag_urg_inst_149350">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2987.html#inst_tag_261271" id="tag_urg_inst_261271">uu201b9eee9c</a></td>
<td class="s6 cl rt"> 69.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod559.html#inst_tag_32480" id="tag_urg_inst_32480">uu246b8ec1</a></td>
<td class="s6 cl rt"> 69.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_194994'>
<hr>
<a name="inst_tag_194994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_194994" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.29</td>
<td class="s10 cl rt"><a href="mod2274.html#inst_tag_194994_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2274.html#inst_tag_194994_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod2274.html#inst_tag_194994_Toggle" > 69.39</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2274.html#inst_tag_194994_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.91</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s7 cl rt"> 74.29</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1078.html#inst_tag_74600" >USB_axi_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod329.html#inst_tag_25953" id="tag_urg_inst_25953">Ab</a></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_75600" id="tag_urg_inst_75600">Af</a></td>
<td class="s8 cl rt"> 81.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod850.html#inst_tag_60239" id="tag_urg_inst_60239">Bp</a></td>
<td class="s7 cl rt"> 72.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod130.html#inst_tag_11596" id="tag_urg_inst_11596">Cf</a></td>
<td class="s6 cl rt"> 61.49</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.46</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod842.html#inst_tag_60225" id="tag_urg_inst_60225">Rp</a></td>
<td class="s8 cl rt"> 81.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 91.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod9.html#inst_tag_41" id="tag_urg_inst_41">Wb</a></td>
<td class="s9 cl rt"> 95.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1813.html#inst_tag_148668" id="tag_urg_inst_148668">Wf</a></td>
<td class="s9 cl rt"> 98.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32677" id="tag_urg_inst_32677">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70052" id="tag_urg_inst_70052">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_175023" id="tag_urg_inst_175023">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_4.html#inst_tag_259117" id="tag_urg_inst_259117">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17240" id="tag_urg_inst_17240">ursrsrg</a></td>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17241" id="tag_urg_inst_17241">ursrsrg245</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149359" id="tag_urg_inst_149359">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149358" id="tag_urg_inst_149358">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2987.html#inst_tag_261273" id="tag_urg_inst_261273">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod559.html#inst_tag_32482" id="tag_urg_inst_32482">uu246b8ec1</a></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2274.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106835</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106891</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106974</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106991</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107001</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107073</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107078</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107163</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107177</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107191</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
106787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106788     1/1          		if ( ! Sys_Clk_RstN )
106789     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
106790     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
106791     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
106792                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
106793                  		.Clk( Sys_Clk )
106794                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106795                  	,	.Clk_En( Sys_Clk_En )
106796                  	,	.Clk_EnS( Sys_Clk_EnS )
106797                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106798                  	,	.Clk_RstN( Sys_Clk_RstN )
106799                  	,	.Clk_Tm( Sys_Clk_Tm )
106800                  	,	.O( RdCont )
106801                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
106802                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
106803                  	);
106804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106805     1/1          		if ( ! Sys_Clk_RstN )
106806     1/1          			WDone &lt;= #1.0 ( 1'b0 );
106807     1/1          		else if ( Req2Vld &amp; AxWr )
106808     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
106809                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
106810                  		.Rx_Be( WBe )
106811                  	,	.Rx_Data( WData )
106812                  	,	.RxRdy( WRdy )
106813                  	,	.RxVld( WVld )
106814                  	,	.Sys_Clk( Sys_Clk )
106815                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106816                  	,	.Sys_Clk_En( Sys_Clk_En )
106817                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106818                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106819                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106820                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106821                  	,	.Sys_Pwr_Idle( )
106822                  	,	.Sys_Pwr_WakeUp( )
106823                  	,	.Tx_Be( W1Be )
106824                  	,	.Tx_Data( W1Data )
106825                  	,	.TxRdy( W1Rdy )
106826                  	,	.TxVld( W1Vld )
106827                  	);
106828                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
106829                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
106830                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
106831                  	assign NWord1 = u_5cdd [7:2];
106832                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
106833                  	assign FoRdy = ~ RspActive | RspDone;
106834                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106835     1/1          		if ( ! Sys_Clk_RstN )
106836     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
106837     1/1          		else if ( FirstEn )
106838     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
106839                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
106840                  		.Count( )
106841                  	,	.Rx_Data( FiWord )
106842                  	,	.RxRdy( FiRdy )
106843                  	,	.RxVld( FiVld )
106844                  	,	.Sys_Clk( Sys_Clk )
106845                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106846                  	,	.Sys_Clk_En( Sys_Clk_En )
106847                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106848                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106849                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106850                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106851                  	,	.Sys_Pwr_Idle( )
106852                  	,	.Sys_Pwr_WakeUp( )
106853                  	,	.Tx_Data( FoData )
106854                  	,	.TxRdy( FoRdy )
106855                  	,	.TxVld( FoVld )
106856                  	);
106857                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
106858                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
106859                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
106860                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
106861                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
106862                  	assign R0Vld = AxiLcl_0_R_Valid;
106863                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
106864                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
106865                  		.Rx_Data( R0Data )
106866                  	,	.Rx_Err( R0Err )
106867                  	,	.RxRdy( R0Rdy )
106868                  	,	.RxVld( R0Vld )
106869                  	,	.Sys_Clk( Sys_Clk )
106870                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106871                  	,	.Sys_Clk_En( Sys_Clk_En )
106872                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106873                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106874                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106875                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106876                  	,	.Sys_Pwr_Idle( )
106877                  	,	.Sys_Pwr_WakeUp( )
106878                  	,	.Tx_Data( RData )
106879                  	,	.Tx_Err( RErr )
106880                  	,	.TxRdy( RRdy )
106881                  	,	.TxVld( RVld )
106882                  	);
106883                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
106884                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
106885                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
106886                  	assign B0Vld = AxiLcl_0_B_Valid;
106887                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
106888                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
106889                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
106890                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106891     1/1          		if ( ! Sys_Clk_RstN )
106892     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
106893     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
106894     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
106895                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
106896                  		.Rx_Err( B0Err )
106897                  	,	.RxRdy( B0Rdy )
106898                  	,	.RxVld( B0Vld )
106899                  	,	.Sys_Clk( Sys_Clk )
106900                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106901                  	,	.Sys_Clk_En( Sys_Clk_En )
106902                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106903                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106904                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106905                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106906                  	,	.Sys_Pwr_Idle( )
106907                  	,	.Sys_Pwr_WakeUp( )
106908                  	,	.Tx_Err( BErr )
106909                  	,	.TxRdy( BRdy )
106910                  	,	.TxVld( BVld )
106911                  	);
106912                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
106913                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
106914                  	assign DirOk = RspWr == FiWr;
106915                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
106916                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
106917                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
106918                  	assign AxWr = FirstCmd ? FiWr : u_615e;
106919                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
106920                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
106921                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
106922                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
106923                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
106924                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
106925                  		.GenLcl_Req_Addr( u_Req_Addr )
106926                  	,	.GenLcl_Req_Be( u_Req_Be )
106927                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
106928                  	,	.GenLcl_Req_Data( u_Req_Data )
106929                  	,	.GenLcl_Req_Last( u_Req_Last )
106930                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
106931                  	,	.GenLcl_Req_Lock( u_Req_Lock )
106932                  	,	.GenLcl_Req_Opc( u_Req_Opc )
106933                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
106934                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
106935                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
106936                  	,	.GenLcl_Req_User( u_Req_User )
106937                  	,	.GenLcl_Req_Vld( u_Req_Vld )
106938                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
106939                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
106940                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
106941                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
106942                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
106943                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
106944                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
106945                  	,	.GenPrt_Req_Be( Gen_Req_Be )
106946                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
106947                  	,	.GenPrt_Req_Data( Gen_Req_Data )
106948                  	,	.GenPrt_Req_Last( Gen_Req_Last )
106949                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
106950                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
106951                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
106952                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
106953                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
106954                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
106955                  	,	.GenPrt_Req_User( Gen_Req_User )
106956                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
106957                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
106958                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
106959                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
106960                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
106961                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
106962                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
106963                  	,	.Sys_Clk( Sys_Clk )
106964                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106965                  	,	.Sys_Clk_En( Sys_Clk_En )
106966                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106967                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106968                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106969                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106970                  	,	.Sys_Pwr_Idle( u_35_Idle )
106971                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
106972                  	);
106973                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106974     1/1          		if ( ! Sys_Clk_RstN )
106975     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
106976     1/1          		else if ( Req2Vld &amp; AxWr )
106977     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
106978                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
106979                  		.Clk( Sys_Clk )
106980                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106981                  	,	.Clk_En( Sys_Clk_En )
106982                  	,	.Clk_EnS( Sys_Clk_EnS )
106983                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106984                  	,	.Clk_RstN( Sys_Clk_RstN )
106985                  	,	.Clk_Tm( Sys_Clk_Tm )
106986                  	,	.O( RspActive )
106987                  	,	.Reset( RspDone )
106988                  	,	.Set( FoVld &amp; FoRdy )
106989                  	);
106990                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106991     1/1          		if ( ! Sys_Clk_RstN )
106992     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
106993     1/1          		else if ( FiVld )
106994     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
106995                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106996     1/1          		if ( ! Sys_Clk_RstN )
106997     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
106998     1/1          		else if ( FiVld | RspDone )
106999     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
107000                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107001     1/1          		if ( ! Sys_Clk_RstN )
107002     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
107003     1/1          		else if ( FirstEn )
107004     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
107005                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
107006                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
107007                  		.Clk( Sys_Clk )
107008                  	,	.Clk_ClkS( Sys_Clk_ClkS )
107009                  	,	.Clk_En( Sys_Clk_En )
107010                  	,	.Clk_EnS( Sys_Clk_EnS )
107011                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
107012                  	,	.Clk_RstN( Sys_Clk_RstN )
107013                  	,	.Clk_Tm( Sys_Clk_Tm )
107014                  	,	.O( RspErr )
107015                  	,	.Reset( FoVld &amp; FoRdy )
107016                  	,	.Set( BVld &amp; BRdy &amp; BErr )
107017                  	);
107018                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
107019                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
107020                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
107021                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
107022                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
107023                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
107024                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
107025                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
107026                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
107027                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
107028                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
107029                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
107030                  	,	.GenLcl_Req_User( GenLcl_Req_User )
107031                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
107032                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
107033                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
107034                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
107035                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
107036                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
107037                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
107038                  	,	.GenPrt_Req_Addr( u_Req_Addr )
107039                  	,	.GenPrt_Req_Be( u_Req_Be )
107040                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
107041                  	,	.GenPrt_Req_Data( u_Req_Data )
107042                  	,	.GenPrt_Req_Last( u_Req_Last )
107043                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
107044                  	,	.GenPrt_Req_Lock( u_Req_Lock )
107045                  	,	.GenPrt_Req_Opc( u_Req_Opc )
107046                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
107047                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
107048                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
107049                  	,	.GenPrt_Req_User( u_Req_User )
107050                  	,	.GenPrt_Req_Vld( u_Req_Vld )
107051                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
107052                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
107053                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
107054                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
107055                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
107056                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
107057                  	);
107058                  	assign FirstCmd = Req1First &amp; ~ RdCont;
107059                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
107060                  	assign AxAddrB = AxAddr;
107061                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
107062                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
107063                  	assign AxProtB = AxProt;
107064                  	assign AxCtl = { AxAddrB , AxProtB };
107065                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
107066                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
107067                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107068     1/1          		if ( ! Sys_Clk_RstN )
107069     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
107070     1/1          		else if ( FirstEn )
107071     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
107072                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107073     1/1          		if ( ! Sys_Clk_RstN )
107074     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
107075     1/1          		else if ( Req2Vld &amp; Req2Rdy )
107076     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
107077                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107078     1/1          		if ( ! Sys_Clk_RstN )
107079     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
107080     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
107081     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
107082                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107083     1/1          		if ( ! Sys_Clk_RstN )
107084     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
107085     1/1          		else if ( FirstEn )
107086     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
107087                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
107088                  		.Rx_Ctl( AxCtl )
107089                  	,	.Rx_Decode( AxDecode )
107090                  	,	.RxRdy( AxRdy )
107091                  	,	.RxVld( AxVld )
107092                  	,	.Sys_Clk( Sys_Clk )
107093                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107094                  	,	.Sys_Clk_En( Sys_Clk_En )
107095                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107096                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107097                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107098                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107099                  	,	.Sys_Pwr_Idle( )
107100                  	,	.Sys_Pwr_WakeUp( )
107101                  	,	.Tx_Ctl( Ax1Ctl )
107102                  	,	.Tx_Decode( Ax1Decode )
107103                  	,	.TxRdy( Ax1Rdy )
107104                  	,	.TxVld( Ax1Vld )
107105                  	);
107106                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
107107                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
107108                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
107109                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
107110                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
107111                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
107112                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
107113                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
107114                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
107115                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
107116                  		.Rx_Ctl( Ax1Ctl )
107117                  	,	.Rx_Valid( Ax1Valid )
107118                  	,	.RxRdy( Ax1Rdy )
107119                  	,	.RxVld( Ax1Vld )
107120                  	,	.Sys_Clk( Sys_Clk )
107121                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107122                  	,	.Sys_Clk_En( Sys_Clk_En )
107123                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107124                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107125                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107126                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107127                  	,	.Sys_Pwr_Idle( )
107128                  	,	.Sys_Pwr_WakeUp( )
107129                  	,	.Tx_Ctl( Ax2Ctl )
107130                  	,	.Tx_Valid( Ax2Valid )
107131                  	,	.TxRdy( Ax2Rdy )
107132                  	,	.TxVld( Ax2Vld )
107133                  	);
107134                  	assign Ax2Addr1 = Ax2Ctl [32:3];
107135                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
107136                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
107137                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
107138                  	assign Ax2Prot = Ax2Ctl [2:0];
107139                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
107140                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
107141                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
107142                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
107143                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
107144                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
107145                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
107146                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
107147                  	assign AxiLcl_0_B_Ready = B0Rdy;
107148                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
107149                  	assign AxiLcl_0_R_Ready = R0Rdy;
107150                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
107151                  	assign AxiLcl_0_W_Data = W2Data;
107152                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
107153                  	assign AxiLcl_0_W_Strb = W2Be;
107154                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
107155                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
107156                  	assign NiuEmpty = 1'b1;
107157                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
107158                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
107159                  	assign WakeUp_Gen = GenLcl_Req_Vld;
107160                  	// synopsys translate_off
107161                  	// synthesis translate_off
107162                  	always @( posedge Sys_Clk )
107163     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107164     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
107165     <font color = "grey">unreachable  </font>				dontStop = 0;
107166     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107167     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107168     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
107169     <font color = "grey">unreachable  </font>					$stop;
107170                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107171                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107172                  	// synthesis translate_on
107173                  	// synopsys translate_on
107174                  	// synopsys translate_off
107175                  	// synthesis translate_off
107176                  	always @( posedge Sys_Clk )
107177     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107178     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
107179     <font color = "grey">unreachable  </font>				dontStop = 0;
107180     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107181     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107182     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
107183     <font color = "grey">unreachable  </font>					$stop;
107184                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107185                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107186                  	// synthesis translate_on
107187                  	// synopsys translate_on
107188                  	// synopsys translate_off
107189                  	// synthesis translate_off
107190                  	always @( posedge Sys_Clk )
107191     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107192     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
107193     <font color = "grey">unreachable  </font>				dontStop = 0;
107194     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107195     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107196     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
107197     <font color = "grey">unreachable  </font>					$stop;
107198                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107199                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2274.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106832
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106894
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106918
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106919
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106922
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106923
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107059
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107062
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2274.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">29</td>
<td class="rt">59.18 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">414</td>
<td class="rt">70.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">29</td>
<td class="rt">59.18 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">414</td>
<td class="rt">70.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">206</td>
<td class="rt">70.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2274.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106832</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106918</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106919</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">106923</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">107059</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">107062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106788</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106835</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106891</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106974</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106991</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107078</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106832     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106918     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106919     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106922     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106923     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107059     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107062     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106789     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106790     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
106791     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106806     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106807     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106808     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106835     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106836     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106837     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
106838     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106891     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106892     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106893     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
106894     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106974     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106975     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106976     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106977     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106991     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106992     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106993     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
106994     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106996     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106997     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106998     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
106999     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107001     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107002     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107003     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107004     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107068     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107069     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107070     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107071     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107073     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107074     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
107075     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
107076     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107078     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107079     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
107080     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
107081     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107083     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107084     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
107085     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107086     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194993'>
<a name="inst_tag_194993_Line"></a>
<b>Line Coverage for Instance : <a href="mod2274.html#inst_tag_194993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106835</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106891</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106974</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106991</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107001</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107073</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107078</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107163</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107177</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107191</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
106787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106788     1/1          		if ( ! Sys_Clk_RstN )
106789     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
106790     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
106791     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
106792                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
106793                  		.Clk( Sys_Clk )
106794                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106795                  	,	.Clk_En( Sys_Clk_En )
106796                  	,	.Clk_EnS( Sys_Clk_EnS )
106797                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106798                  	,	.Clk_RstN( Sys_Clk_RstN )
106799                  	,	.Clk_Tm( Sys_Clk_Tm )
106800                  	,	.O( RdCont )
106801                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
106802                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
106803                  	);
106804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106805     1/1          		if ( ! Sys_Clk_RstN )
106806     1/1          			WDone &lt;= #1.0 ( 1'b0 );
106807     1/1          		else if ( Req2Vld &amp; AxWr )
106808     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
106809                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
106810                  		.Rx_Be( WBe )
106811                  	,	.Rx_Data( WData )
106812                  	,	.RxRdy( WRdy )
106813                  	,	.RxVld( WVld )
106814                  	,	.Sys_Clk( Sys_Clk )
106815                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106816                  	,	.Sys_Clk_En( Sys_Clk_En )
106817                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106818                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106819                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106820                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106821                  	,	.Sys_Pwr_Idle( )
106822                  	,	.Sys_Pwr_WakeUp( )
106823                  	,	.Tx_Be( W1Be )
106824                  	,	.Tx_Data( W1Data )
106825                  	,	.TxRdy( W1Rdy )
106826                  	,	.TxVld( W1Vld )
106827                  	);
106828                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
106829                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
106830                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
106831                  	assign NWord1 = u_5cdd [7:2];
106832                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
106833                  	assign FoRdy = ~ RspActive | RspDone;
106834                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106835     1/1          		if ( ! Sys_Clk_RstN )
106836     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
106837     1/1          		else if ( FirstEn )
106838     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
106839                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
106840                  		.Count( )
106841                  	,	.Rx_Data( FiWord )
106842                  	,	.RxRdy( FiRdy )
106843                  	,	.RxVld( FiVld )
106844                  	,	.Sys_Clk( Sys_Clk )
106845                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106846                  	,	.Sys_Clk_En( Sys_Clk_En )
106847                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106848                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106849                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106850                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106851                  	,	.Sys_Pwr_Idle( )
106852                  	,	.Sys_Pwr_WakeUp( )
106853                  	,	.Tx_Data( FoData )
106854                  	,	.TxRdy( FoRdy )
106855                  	,	.TxVld( FoVld )
106856                  	);
106857                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
106858                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
106859                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
106860                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
106861                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
106862                  	assign R0Vld = AxiLcl_0_R_Valid;
106863                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
106864                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
106865                  		.Rx_Data( R0Data )
106866                  	,	.Rx_Err( R0Err )
106867                  	,	.RxRdy( R0Rdy )
106868                  	,	.RxVld( R0Vld )
106869                  	,	.Sys_Clk( Sys_Clk )
106870                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106871                  	,	.Sys_Clk_En( Sys_Clk_En )
106872                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106873                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106874                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106875                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106876                  	,	.Sys_Pwr_Idle( )
106877                  	,	.Sys_Pwr_WakeUp( )
106878                  	,	.Tx_Data( RData )
106879                  	,	.Tx_Err( RErr )
106880                  	,	.TxRdy( RRdy )
106881                  	,	.TxVld( RVld )
106882                  	);
106883                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
106884                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
106885                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
106886                  	assign B0Vld = AxiLcl_0_B_Valid;
106887                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
106888                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
106889                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
106890                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106891     1/1          		if ( ! Sys_Clk_RstN )
106892     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
106893     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
106894     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
106895                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
106896                  		.Rx_Err( B0Err )
106897                  	,	.RxRdy( B0Rdy )
106898                  	,	.RxVld( B0Vld )
106899                  	,	.Sys_Clk( Sys_Clk )
106900                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106901                  	,	.Sys_Clk_En( Sys_Clk_En )
106902                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106903                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106904                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106905                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106906                  	,	.Sys_Pwr_Idle( )
106907                  	,	.Sys_Pwr_WakeUp( )
106908                  	,	.Tx_Err( BErr )
106909                  	,	.TxRdy( BRdy )
106910                  	,	.TxVld( BVld )
106911                  	);
106912                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
106913                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
106914                  	assign DirOk = RspWr == FiWr;
106915                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
106916                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
106917                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
106918                  	assign AxWr = FirstCmd ? FiWr : u_615e;
106919                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
106920                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
106921                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
106922                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
106923                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
106924                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
106925                  		.GenLcl_Req_Addr( u_Req_Addr )
106926                  	,	.GenLcl_Req_Be( u_Req_Be )
106927                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
106928                  	,	.GenLcl_Req_Data( u_Req_Data )
106929                  	,	.GenLcl_Req_Last( u_Req_Last )
106930                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
106931                  	,	.GenLcl_Req_Lock( u_Req_Lock )
106932                  	,	.GenLcl_Req_Opc( u_Req_Opc )
106933                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
106934                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
106935                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
106936                  	,	.GenLcl_Req_User( u_Req_User )
106937                  	,	.GenLcl_Req_Vld( u_Req_Vld )
106938                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
106939                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
106940                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
106941                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
106942                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
106943                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
106944                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
106945                  	,	.GenPrt_Req_Be( Gen_Req_Be )
106946                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
106947                  	,	.GenPrt_Req_Data( Gen_Req_Data )
106948                  	,	.GenPrt_Req_Last( Gen_Req_Last )
106949                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
106950                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
106951                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
106952                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
106953                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
106954                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
106955                  	,	.GenPrt_Req_User( Gen_Req_User )
106956                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
106957                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
106958                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
106959                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
106960                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
106961                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
106962                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
106963                  	,	.Sys_Clk( Sys_Clk )
106964                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106965                  	,	.Sys_Clk_En( Sys_Clk_En )
106966                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106967                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106968                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106969                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106970                  	,	.Sys_Pwr_Idle( u_35_Idle )
106971                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
106972                  	);
106973                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106974     1/1          		if ( ! Sys_Clk_RstN )
106975     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
106976     1/1          		else if ( Req2Vld &amp; AxWr )
106977     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
106978                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
106979                  		.Clk( Sys_Clk )
106980                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106981                  	,	.Clk_En( Sys_Clk_En )
106982                  	,	.Clk_EnS( Sys_Clk_EnS )
106983                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106984                  	,	.Clk_RstN( Sys_Clk_RstN )
106985                  	,	.Clk_Tm( Sys_Clk_Tm )
106986                  	,	.O( RspActive )
106987                  	,	.Reset( RspDone )
106988                  	,	.Set( FoVld &amp; FoRdy )
106989                  	);
106990                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106991     1/1          		if ( ! Sys_Clk_RstN )
106992     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
106993     1/1          		else if ( FiVld )
106994     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
106995                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106996     1/1          		if ( ! Sys_Clk_RstN )
106997     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
106998     1/1          		else if ( FiVld | RspDone )
106999     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
107000                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107001     1/1          		if ( ! Sys_Clk_RstN )
107002     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
107003     1/1          		else if ( FirstEn )
107004     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
107005                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
107006                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
107007                  		.Clk( Sys_Clk )
107008                  	,	.Clk_ClkS( Sys_Clk_ClkS )
107009                  	,	.Clk_En( Sys_Clk_En )
107010                  	,	.Clk_EnS( Sys_Clk_EnS )
107011                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
107012                  	,	.Clk_RstN( Sys_Clk_RstN )
107013                  	,	.Clk_Tm( Sys_Clk_Tm )
107014                  	,	.O( RspErr )
107015                  	,	.Reset( FoVld &amp; FoRdy )
107016                  	,	.Set( BVld &amp; BRdy &amp; BErr )
107017                  	);
107018                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
107019                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
107020                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
107021                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
107022                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
107023                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
107024                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
107025                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
107026                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
107027                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
107028                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
107029                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
107030                  	,	.GenLcl_Req_User( GenLcl_Req_User )
107031                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
107032                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
107033                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
107034                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
107035                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
107036                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
107037                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
107038                  	,	.GenPrt_Req_Addr( u_Req_Addr )
107039                  	,	.GenPrt_Req_Be( u_Req_Be )
107040                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
107041                  	,	.GenPrt_Req_Data( u_Req_Data )
107042                  	,	.GenPrt_Req_Last( u_Req_Last )
107043                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
107044                  	,	.GenPrt_Req_Lock( u_Req_Lock )
107045                  	,	.GenPrt_Req_Opc( u_Req_Opc )
107046                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
107047                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
107048                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
107049                  	,	.GenPrt_Req_User( u_Req_User )
107050                  	,	.GenPrt_Req_Vld( u_Req_Vld )
107051                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
107052                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
107053                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
107054                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
107055                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
107056                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
107057                  	);
107058                  	assign FirstCmd = Req1First &amp; ~ RdCont;
107059                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
107060                  	assign AxAddrB = AxAddr;
107061                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
107062                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
107063                  	assign AxProtB = AxProt;
107064                  	assign AxCtl = { AxAddrB , AxProtB };
107065                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
107066                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
107067                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107068     1/1          		if ( ! Sys_Clk_RstN )
107069     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
107070     1/1          		else if ( FirstEn )
107071     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
107072                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107073     1/1          		if ( ! Sys_Clk_RstN )
107074     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
107075     1/1          		else if ( Req2Vld &amp; Req2Rdy )
107076     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
107077                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107078     1/1          		if ( ! Sys_Clk_RstN )
107079     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
107080     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
107081     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
107082                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107083     1/1          		if ( ! Sys_Clk_RstN )
107084     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
107085     1/1          		else if ( FirstEn )
107086     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
107087                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
107088                  		.Rx_Ctl( AxCtl )
107089                  	,	.Rx_Decode( AxDecode )
107090                  	,	.RxRdy( AxRdy )
107091                  	,	.RxVld( AxVld )
107092                  	,	.Sys_Clk( Sys_Clk )
107093                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107094                  	,	.Sys_Clk_En( Sys_Clk_En )
107095                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107096                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107097                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107098                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107099                  	,	.Sys_Pwr_Idle( )
107100                  	,	.Sys_Pwr_WakeUp( )
107101                  	,	.Tx_Ctl( Ax1Ctl )
107102                  	,	.Tx_Decode( Ax1Decode )
107103                  	,	.TxRdy( Ax1Rdy )
107104                  	,	.TxVld( Ax1Vld )
107105                  	);
107106                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
107107                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
107108                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
107109                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
107110                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
107111                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
107112                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
107113                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
107114                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
107115                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
107116                  		.Rx_Ctl( Ax1Ctl )
107117                  	,	.Rx_Valid( Ax1Valid )
107118                  	,	.RxRdy( Ax1Rdy )
107119                  	,	.RxVld( Ax1Vld )
107120                  	,	.Sys_Clk( Sys_Clk )
107121                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107122                  	,	.Sys_Clk_En( Sys_Clk_En )
107123                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107124                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107125                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107126                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107127                  	,	.Sys_Pwr_Idle( )
107128                  	,	.Sys_Pwr_WakeUp( )
107129                  	,	.Tx_Ctl( Ax2Ctl )
107130                  	,	.Tx_Valid( Ax2Valid )
107131                  	,	.TxRdy( Ax2Rdy )
107132                  	,	.TxVld( Ax2Vld )
107133                  	);
107134                  	assign Ax2Addr1 = Ax2Ctl [32:3];
107135                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
107136                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
107137                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
107138                  	assign Ax2Prot = Ax2Ctl [2:0];
107139                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
107140                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
107141                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
107142                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
107143                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
107144                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
107145                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
107146                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
107147                  	assign AxiLcl_0_B_Ready = B0Rdy;
107148                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
107149                  	assign AxiLcl_0_R_Ready = R0Rdy;
107150                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
107151                  	assign AxiLcl_0_W_Data = W2Data;
107152                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
107153                  	assign AxiLcl_0_W_Strb = W2Be;
107154                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
107155                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
107156                  	assign NiuEmpty = 1'b1;
107157                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
107158                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
107159                  	assign WakeUp_Gen = GenLcl_Req_Vld;
107160                  	// synopsys translate_off
107161                  	// synthesis translate_off
107162                  	always @( posedge Sys_Clk )
107163     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107164     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
107165     <font color = "grey">unreachable  </font>				dontStop = 0;
107166     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107167     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107168     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
107169     <font color = "grey">unreachable  </font>					$stop;
107170                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107171                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107172                  	// synthesis translate_on
107173                  	// synopsys translate_on
107174                  	// synopsys translate_off
107175                  	// synthesis translate_off
107176                  	always @( posedge Sys_Clk )
107177     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107178     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
107179     <font color = "grey">unreachable  </font>				dontStop = 0;
107180     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107181     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107182     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
107183     <font color = "grey">unreachable  </font>					$stop;
107184                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107185                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107186                  	// synthesis translate_on
107187                  	// synopsys translate_on
107188                  	// synopsys translate_off
107189                  	// synthesis translate_off
107190                  	always @( posedge Sys_Clk )
107191     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107192     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
107193     <font color = "grey">unreachable  </font>				dontStop = 0;
107194     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107195     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107196     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
107197     <font color = "grey">unreachable  </font>					$stop;
107198                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107199                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194993_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2274.html#inst_tag_194993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>16</td><td>10</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>16</td><td>10</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106832
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106894
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106918
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106919
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106922
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106923
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107059
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107062
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2274.html#inst_tag_194993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">23</td>
<td class="rt">46.94 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">393</td>
<td class="rt">66.84 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">201</td>
<td class="rt">68.37 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">192</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">23</td>
<td class="rt">46.94 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">393</td>
<td class="rt">66.84 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">201</td>
<td class="rt">68.37 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">192</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194993_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2274.html#inst_tag_194993" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">106832</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">106918</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106919</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">106923</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107059</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107062</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106788</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106835</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">106891</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106974</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106991</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107078</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106832     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106918     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106919     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106922     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106923     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107059     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107062     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106789     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106790     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
106791     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106806     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106807     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106808     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106835     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106836     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106837     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
106838     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106891     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106892     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106893     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
106894     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "red">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106974     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106975     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106976     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106977     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106991     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106992     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106993     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
106994     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106996     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106997     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106998     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
106999     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107001     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107002     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107003     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107004     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107068     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107069     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107070     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107071     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107073     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107074     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
107075     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
107076     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107078     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107079     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
107080     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
107081     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107083     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107084     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
107085     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107086     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_194994'>
<a name="inst_tag_194994_Line"></a>
<b>Line Coverage for Instance : <a href="mod2274.html#inst_tag_194994" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106835</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106891</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106974</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106991</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107001</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107073</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107078</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107163</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107177</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>107191</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
106787                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106788     1/1          		if ( ! Sys_Clk_RstN )
106789     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
106790     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
106791     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
106792                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
106793                  		.Clk( Sys_Clk )
106794                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106795                  	,	.Clk_En( Sys_Clk_En )
106796                  	,	.Clk_EnS( Sys_Clk_EnS )
106797                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106798                  	,	.Clk_RstN( Sys_Clk_RstN )
106799                  	,	.Clk_Tm( Sys_Clk_Tm )
106800                  	,	.O( RdCont )
106801                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
106802                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
106803                  	);
106804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106805     1/1          		if ( ! Sys_Clk_RstN )
106806     1/1          			WDone &lt;= #1.0 ( 1'b0 );
106807     1/1          		else if ( Req2Vld &amp; AxWr )
106808     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
106809                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
106810                  		.Rx_Be( WBe )
106811                  	,	.Rx_Data( WData )
106812                  	,	.RxRdy( WRdy )
106813                  	,	.RxVld( WVld )
106814                  	,	.Sys_Clk( Sys_Clk )
106815                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106816                  	,	.Sys_Clk_En( Sys_Clk_En )
106817                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106818                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106819                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106820                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106821                  	,	.Sys_Pwr_Idle( )
106822                  	,	.Sys_Pwr_WakeUp( )
106823                  	,	.Tx_Be( W1Be )
106824                  	,	.Tx_Data( W1Data )
106825                  	,	.TxRdy( W1Rdy )
106826                  	,	.TxVld( W1Vld )
106827                  	);
106828                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
106829                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
106830                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
106831                  	assign NWord1 = u_5cdd [7:2];
106832                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
106833                  	assign FoRdy = ~ RspActive | RspDone;
106834                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106835     1/1          		if ( ! Sys_Clk_RstN )
106836     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
106837     1/1          		else if ( FirstEn )
106838     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
106839                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
106840                  		.Count( )
106841                  	,	.Rx_Data( FiWord )
106842                  	,	.RxRdy( FiRdy )
106843                  	,	.RxVld( FiVld )
106844                  	,	.Sys_Clk( Sys_Clk )
106845                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106846                  	,	.Sys_Clk_En( Sys_Clk_En )
106847                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106848                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106849                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106850                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106851                  	,	.Sys_Pwr_Idle( )
106852                  	,	.Sys_Pwr_WakeUp( )
106853                  	,	.Tx_Data( FoData )
106854                  	,	.TxRdy( FoRdy )
106855                  	,	.TxVld( FoVld )
106856                  	);
106857                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
106858                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
106859                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
106860                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
106861                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
106862                  	assign R0Vld = AxiLcl_0_R_Valid;
106863                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
106864                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
106865                  		.Rx_Data( R0Data )
106866                  	,	.Rx_Err( R0Err )
106867                  	,	.RxRdy( R0Rdy )
106868                  	,	.RxVld( R0Vld )
106869                  	,	.Sys_Clk( Sys_Clk )
106870                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106871                  	,	.Sys_Clk_En( Sys_Clk_En )
106872                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106873                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106874                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106875                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106876                  	,	.Sys_Pwr_Idle( )
106877                  	,	.Sys_Pwr_WakeUp( )
106878                  	,	.Tx_Data( RData )
106879                  	,	.Tx_Err( RErr )
106880                  	,	.TxRdy( RRdy )
106881                  	,	.TxVld( RVld )
106882                  	);
106883                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
106884                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
106885                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
106886                  	assign B0Vld = AxiLcl_0_B_Valid;
106887                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
106888                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
106889                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
106890                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106891     1/1          		if ( ! Sys_Clk_RstN )
106892     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
106893     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
106894     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
106895                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
106896                  		.Rx_Err( B0Err )
106897                  	,	.RxRdy( B0Rdy )
106898                  	,	.RxVld( B0Vld )
106899                  	,	.Sys_Clk( Sys_Clk )
106900                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106901                  	,	.Sys_Clk_En( Sys_Clk_En )
106902                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106903                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106904                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106905                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106906                  	,	.Sys_Pwr_Idle( )
106907                  	,	.Sys_Pwr_WakeUp( )
106908                  	,	.Tx_Err( BErr )
106909                  	,	.TxRdy( BRdy )
106910                  	,	.TxVld( BVld )
106911                  	);
106912                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
106913                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
106914                  	assign DirOk = RspWr == FiWr;
106915                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
106916                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
106917                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
106918                  	assign AxWr = FirstCmd ? FiWr : u_615e;
106919                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
106920                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
106921                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
106922                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
106923                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
106924                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
106925                  		.GenLcl_Req_Addr( u_Req_Addr )
106926                  	,	.GenLcl_Req_Be( u_Req_Be )
106927                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
106928                  	,	.GenLcl_Req_Data( u_Req_Data )
106929                  	,	.GenLcl_Req_Last( u_Req_Last )
106930                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
106931                  	,	.GenLcl_Req_Lock( u_Req_Lock )
106932                  	,	.GenLcl_Req_Opc( u_Req_Opc )
106933                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
106934                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
106935                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
106936                  	,	.GenLcl_Req_User( u_Req_User )
106937                  	,	.GenLcl_Req_Vld( u_Req_Vld )
106938                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
106939                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
106940                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
106941                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
106942                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
106943                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
106944                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
106945                  	,	.GenPrt_Req_Be( Gen_Req_Be )
106946                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
106947                  	,	.GenPrt_Req_Data( Gen_Req_Data )
106948                  	,	.GenPrt_Req_Last( Gen_Req_Last )
106949                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
106950                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
106951                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
106952                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
106953                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
106954                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
106955                  	,	.GenPrt_Req_User( Gen_Req_User )
106956                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
106957                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
106958                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
106959                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
106960                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
106961                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
106962                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
106963                  	,	.Sys_Clk( Sys_Clk )
106964                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
106965                  	,	.Sys_Clk_En( Sys_Clk_En )
106966                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
106967                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
106968                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
106969                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
106970                  	,	.Sys_Pwr_Idle( u_35_Idle )
106971                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
106972                  	);
106973                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106974     1/1          		if ( ! Sys_Clk_RstN )
106975     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
106976     1/1          		else if ( Req2Vld &amp; AxWr )
106977     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
106978                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
106979                  		.Clk( Sys_Clk )
106980                  	,	.Clk_ClkS( Sys_Clk_ClkS )
106981                  	,	.Clk_En( Sys_Clk_En )
106982                  	,	.Clk_EnS( Sys_Clk_EnS )
106983                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
106984                  	,	.Clk_RstN( Sys_Clk_RstN )
106985                  	,	.Clk_Tm( Sys_Clk_Tm )
106986                  	,	.O( RspActive )
106987                  	,	.Reset( RspDone )
106988                  	,	.Set( FoVld &amp; FoRdy )
106989                  	);
106990                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106991     1/1          		if ( ! Sys_Clk_RstN )
106992     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
106993     1/1          		else if ( FiVld )
106994     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
106995                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
106996     1/1          		if ( ! Sys_Clk_RstN )
106997     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
106998     1/1          		else if ( FiVld | RspDone )
106999     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
107000                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107001     1/1          		if ( ! Sys_Clk_RstN )
107002     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
107003     1/1          		else if ( FirstEn )
107004     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
107005                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
107006                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
107007                  		.Clk( Sys_Clk )
107008                  	,	.Clk_ClkS( Sys_Clk_ClkS )
107009                  	,	.Clk_En( Sys_Clk_En )
107010                  	,	.Clk_EnS( Sys_Clk_EnS )
107011                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
107012                  	,	.Clk_RstN( Sys_Clk_RstN )
107013                  	,	.Clk_Tm( Sys_Clk_Tm )
107014                  	,	.O( RspErr )
107015                  	,	.Reset( FoVld &amp; FoRdy )
107016                  	,	.Set( BVld &amp; BRdy &amp; BErr )
107017                  	);
107018                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
107019                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
107020                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
107021                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
107022                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
107023                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
107024                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
107025                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
107026                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
107027                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
107028                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
107029                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
107030                  	,	.GenLcl_Req_User( GenLcl_Req_User )
107031                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
107032                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
107033                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
107034                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
107035                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
107036                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
107037                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
107038                  	,	.GenPrt_Req_Addr( u_Req_Addr )
107039                  	,	.GenPrt_Req_Be( u_Req_Be )
107040                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
107041                  	,	.GenPrt_Req_Data( u_Req_Data )
107042                  	,	.GenPrt_Req_Last( u_Req_Last )
107043                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
107044                  	,	.GenPrt_Req_Lock( u_Req_Lock )
107045                  	,	.GenPrt_Req_Opc( u_Req_Opc )
107046                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
107047                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
107048                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
107049                  	,	.GenPrt_Req_User( u_Req_User )
107050                  	,	.GenPrt_Req_Vld( u_Req_Vld )
107051                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
107052                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
107053                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
107054                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
107055                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
107056                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
107057                  	);
107058                  	assign FirstCmd = Req1First &amp; ~ RdCont;
107059                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
107060                  	assign AxAddrB = AxAddr;
107061                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
107062                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
107063                  	assign AxProtB = AxProt;
107064                  	assign AxCtl = { AxAddrB , AxProtB };
107065                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
107066                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
107067                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107068     1/1          		if ( ! Sys_Clk_RstN )
107069     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
107070     1/1          		else if ( FirstEn )
107071     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
107072                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107073     1/1          		if ( ! Sys_Clk_RstN )
107074     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
107075     1/1          		else if ( Req2Vld &amp; Req2Rdy )
107076     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
107077                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107078     1/1          		if ( ! Sys_Clk_RstN )
107079     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
107080     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
107081     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
107082                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107083     1/1          		if ( ! Sys_Clk_RstN )
107084     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
107085     1/1          		else if ( FirstEn )
107086     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
107087                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
107088                  		.Rx_Ctl( AxCtl )
107089                  	,	.Rx_Decode( AxDecode )
107090                  	,	.RxRdy( AxRdy )
107091                  	,	.RxVld( AxVld )
107092                  	,	.Sys_Clk( Sys_Clk )
107093                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107094                  	,	.Sys_Clk_En( Sys_Clk_En )
107095                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107096                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107097                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107098                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107099                  	,	.Sys_Pwr_Idle( )
107100                  	,	.Sys_Pwr_WakeUp( )
107101                  	,	.Tx_Ctl( Ax1Ctl )
107102                  	,	.Tx_Decode( Ax1Decode )
107103                  	,	.TxRdy( Ax1Rdy )
107104                  	,	.TxVld( Ax1Vld )
107105                  	);
107106                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
107107                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
107108                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
107109                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
107110                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
107111                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
107112                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
107113                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
107114                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
107115                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
107116                  		.Rx_Ctl( Ax1Ctl )
107117                  	,	.Rx_Valid( Ax1Valid )
107118                  	,	.RxRdy( Ax1Rdy )
107119                  	,	.RxVld( Ax1Vld )
107120                  	,	.Sys_Clk( Sys_Clk )
107121                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107122                  	,	.Sys_Clk_En( Sys_Clk_En )
107123                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107124                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107125                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107126                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107127                  	,	.Sys_Pwr_Idle( )
107128                  	,	.Sys_Pwr_WakeUp( )
107129                  	,	.Tx_Ctl( Ax2Ctl )
107130                  	,	.Tx_Valid( Ax2Valid )
107131                  	,	.TxRdy( Ax2Rdy )
107132                  	,	.TxVld( Ax2Vld )
107133                  	);
107134                  	assign Ax2Addr1 = Ax2Ctl [32:3];
107135                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
107136                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
107137                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
107138                  	assign Ax2Prot = Ax2Ctl [2:0];
107139                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
107140                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
107141                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
107142                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
107143                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
107144                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
107145                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
107146                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
107147                  	assign AxiLcl_0_B_Ready = B0Rdy;
107148                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
107149                  	assign AxiLcl_0_R_Ready = R0Rdy;
107150                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
107151                  	assign AxiLcl_0_W_Data = W2Data;
107152                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
107153                  	assign AxiLcl_0_W_Strb = W2Be;
107154                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
107155                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
107156                  	assign NiuEmpty = 1'b1;
107157                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
107158                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
107159                  	assign WakeUp_Gen = GenLcl_Req_Vld;
107160                  	// synopsys translate_off
107161                  	// synthesis translate_off
107162                  	always @( posedge Sys_Clk )
107163     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107164     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
107165     <font color = "grey">unreachable  </font>				dontStop = 0;
107166     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107167     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107168     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
107169     <font color = "grey">unreachable  </font>					$stop;
107170                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107171                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107172                  	// synthesis translate_on
107173                  	// synopsys translate_on
107174                  	// synopsys translate_off
107175                  	// synthesis translate_off
107176                  	always @( posedge Sys_Clk )
107177     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107178     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
107179     <font color = "grey">unreachable  </font>				dontStop = 0;
107180     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107181     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107182     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
107183     <font color = "grey">unreachable  </font>					$stop;
107184                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107185                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
107186                  	// synthesis translate_on
107187                  	// synopsys translate_on
107188                  	// synopsys translate_off
107189                  	// synthesis translate_off
107190                  	always @( posedge Sys_Clk )
107191     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
107192     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
107193     <font color = "grey">unreachable  </font>				dontStop = 0;
107194     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
107195     <font color = "grey">unreachable  </font>				if (!dontStop) begin
107196     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
107197     <font color = "grey">unreachable  </font>					$stop;
107198                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
107199                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_194994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2274.html#inst_tag_194994" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106832
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106894
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106918
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106919
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106922
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106923
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107059
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107062
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_194994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2274.html#inst_tag_194994" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">29</td>
<td class="rt">59.18 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">408</td>
<td class="rt">69.39 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">205</td>
<td class="rt">69.73 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">203</td>
<td class="rt">69.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">29</td>
<td class="rt">59.18 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">408</td>
<td class="rt">69.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">205</td>
<td class="rt">69.73 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">203</td>
<td class="rt">69.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_194994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2274.html#inst_tag_194994" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106832</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106918</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106919</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">106922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">106923</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">107059</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">107062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106788</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106835</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106891</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106974</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106991</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107078</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106832     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106918     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106919     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106922     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106923     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107059     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107062     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106788     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106789     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106790     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
106791     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106806     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106807     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106808     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106835     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106836     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106837     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
106838     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106891     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106892     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
106893     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
106894     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106974     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106975     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106976     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
106977     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106991     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106992     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106993     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
106994     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106996     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
106997     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
106998     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
106999     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107001     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107002     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107003     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107004     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107068     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107069     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
107070     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107071     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107073     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107074     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
107075     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
107076     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107078     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107079     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
107080     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
107081     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107083     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107084     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
107085     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
107086     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_194993">
    <li>
      <a href="#inst_tag_194993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194993_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194993_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_194994">
    <li>
      <a href="#inst_tag_194994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_194994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_194994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_194994_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
