#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb219e12310 .scope module, "jrTB" "jrTB" 2 1;
 .timescale 0 0;
v0x7fb219f206d0_0 .var "clk", 0 0;
v0x7fb219f20760_0 .net "dataadr", 31 0, v0x7fb219f183d0_0;  1 drivers
v0x7fb219f207f0_0 .net "memwrite", 0 0, L_0x7fb219f20d20;  1 drivers
v0x7fb219f20880_0 .var "reset", 0 0;
v0x7fb219f20990_0 .net "writedata", 31 0, L_0x7fb219f22a40;  1 drivers
E_0x7fb219e15750 .event negedge, v0x7fb219f14fa0_0;
S_0x7fb219f05710 .scope module, "dut" "jr" 2 8, 2 45 0, S_0x7fb219e12310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fb219f20150_0 .net "clk", 0 0, v0x7fb219f206d0_0;  1 drivers
v0x7fb219f201e0_0 .net "dataadr", 31 0, v0x7fb219f183d0_0;  alias, 1 drivers
v0x7fb219f20270_0 .net "instr", 31 0, L_0x7fb219f23970;  1 drivers
v0x7fb219f20300_0 .net "memwrite", 0 0, L_0x7fb219f20d20;  alias, 1 drivers
v0x7fb219f20390_0 .net "pc", 31 0, v0x7fb219f1ad30_0;  1 drivers
v0x7fb219f204a0_0 .net "readdata", 31 0, L_0x7fb219f23d00;  1 drivers
v0x7fb219f205b0_0 .net "reset", 0 0, v0x7fb219f20880_0;  1 drivers
v0x7fb219f20640_0 .net "writedata", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
L_0x7fb219f239e0 .part v0x7fb219f1ad30_0, 2, 6;
S_0x7fb219f05880 .scope module, "dmem" "dmem" 2 53, 2 86 0, S_0x7fb219f05710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fb219f23d00 .functor BUFZ 32, L_0x7fb219f23a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb219f03fa0 .array "RAM", 0 63, 31 0;
v0x7fb219f04d30_0 .net *"_ivl_0", 31 0, L_0x7fb219f23a80;  1 drivers
v0x7fb219f14e30_0 .net *"_ivl_3", 29 0, L_0x7fb219f23b20;  1 drivers
v0x7fb219f14ef0_0 .net "a", 31 0, v0x7fb219f183d0_0;  alias, 1 drivers
v0x7fb219f14fa0_0 .net "clk", 0 0, v0x7fb219f206d0_0;  alias, 1 drivers
v0x7fb219f15080_0 .net "rd", 31 0, L_0x7fb219f23d00;  alias, 1 drivers
v0x7fb219f15130_0 .net "wd", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
v0x7fb219f151e0_0 .net "we", 0 0, L_0x7fb219f20d20;  alias, 1 drivers
E_0x7fb219f04b20 .event posedge, v0x7fb219f14fa0_0;
L_0x7fb219f23a80 .array/port v0x7fb219f03fa0, L_0x7fb219f23b20;
L_0x7fb219f23b20 .part v0x7fb219f183d0_0, 2, 30;
S_0x7fb219f15300 .scope module, "imem" "imem" 2 52, 2 75 0, S_0x7fb219f05710;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fb219f23970 .functor BUFZ 32, L_0x7fb219f23830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb219f154c0 .array "RAM", 0 63, 31 0;
v0x7fb219f15560_0 .net *"_ivl_0", 31 0, L_0x7fb219f23830;  1 drivers
v0x7fb219f15610_0 .net *"_ivl_2", 7 0, L_0x7fb219f238d0;  1 drivers
L_0x10ba41368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb219f156d0_0 .net *"_ivl_5", 1 0, L_0x10ba41368;  1 drivers
v0x7fb219f15780_0 .net "a", 5 0, L_0x7fb219f239e0;  1 drivers
v0x7fb219f15870_0 .net "rd", 31 0, L_0x7fb219f23970;  alias, 1 drivers
L_0x7fb219f23830 .array/port v0x7fb219f154c0, L_0x7fb219f238d0;
L_0x7fb219f238d0 .concat [ 6 2 0 0], L_0x7fb219f239e0, L_0x10ba41368;
S_0x7fb219f15950 .scope module, "mips" "mips" 2 50, 2 56 0, S_0x7fb219f05710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fb219f1f1b0_0 .net "alucontrol", 2 0, v0x7fb219f161d0_0;  1 drivers
v0x7fb219f1f240_0 .net "aluout", 31 0, v0x7fb219f183d0_0;  alias, 1 drivers
v0x7fb219f1f360_0 .net "alusrc", 0 0, L_0x7fb219f20b60;  1 drivers
v0x7fb219f1f470_0 .net "clk", 0 0, v0x7fb219f206d0_0;  alias, 1 drivers
v0x7fb219f1f580_0 .net "instr", 31 0, L_0x7fb219f23970;  alias, 1 drivers
v0x7fb219f1f610_0 .net "jr", 0 0, L_0x7fb219f20e60;  1 drivers
v0x7fb219f1f720_0 .net "jump", 0 0, L_0x7fb219f20f00;  1 drivers
v0x7fb219f1f830_0 .net "memtoreg", 0 0, L_0x7fb219f20dc0;  1 drivers
v0x7fb219f1f940_0 .net "memwrite", 0 0, L_0x7fb219f20d20;  alias, 1 drivers
v0x7fb219f1fa50_0 .net "pc", 31 0, v0x7fb219f1ad30_0;  alias, 1 drivers
v0x7fb219f1fae0_0 .net "pcsrc", 0 0, L_0x7fb219f21190;  1 drivers
v0x7fb219f1fb70_0 .net "readdata", 31 0, L_0x7fb219f23d00;  alias, 1 drivers
v0x7fb219f1fc00_0 .net "regdst", 0 0, L_0x7fb219f20ac0;  1 drivers
v0x7fb219f1fd10_0 .net "regwrite", 0 0, L_0x7fb219f20a20;  1 drivers
v0x7fb219f1fe20_0 .net "reset", 0 0, v0x7fb219f20880_0;  alias, 1 drivers
v0x7fb219f1feb0_0 .net "writedata", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
v0x7fb219f1ffc0_0 .net "zero", 0 0, v0x7fb219f18570_0;  1 drivers
L_0x7fb219f21300 .part L_0x7fb219f23970, 26, 6;
L_0x7fb219f21420 .part L_0x7fb219f23970, 0, 6;
S_0x7fb219f15c10 .scope module, "c" "controller" 2 66, 2 98 0, S_0x7fb219f15950;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jr";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 3 "alucontrol";
L_0x7fb219f21190 .functor AND 1, L_0x7fb219f20c00, v0x7fb219f18570_0, C4<1>, C4<1>;
v0x7fb219f171b0_0 .net "alucontrol", 2 0, v0x7fb219f161d0_0;  alias, 1 drivers
v0x7fb219f17280_0 .net "aluop", 1 0, L_0x7fb219f210a0;  1 drivers
v0x7fb219f17310_0 .net "alusrc", 0 0, L_0x7fb219f20b60;  alias, 1 drivers
v0x7fb219f173a0_0 .net "branch", 0 0, L_0x7fb219f20c00;  1 drivers
v0x7fb219f17450_0 .net "funct", 5 0, L_0x7fb219f21420;  1 drivers
v0x7fb219f17560_0 .net "jr", 0 0, L_0x7fb219f20e60;  alias, 1 drivers
v0x7fb219f175f0_0 .net "jump", 0 0, L_0x7fb219f20f00;  alias, 1 drivers
v0x7fb219f17680_0 .net "memtoreg", 0 0, L_0x7fb219f20dc0;  alias, 1 drivers
v0x7fb219f17730_0 .net "memwrite", 0 0, L_0x7fb219f20d20;  alias, 1 drivers
v0x7fb219f17840_0 .net "op", 5 0, L_0x7fb219f21300;  1 drivers
v0x7fb219f178d0_0 .net "pcsrc", 0 0, L_0x7fb219f21190;  alias, 1 drivers
v0x7fb219f17960_0 .net "regdst", 0 0, L_0x7fb219f20ac0;  alias, 1 drivers
v0x7fb219f17a10_0 .net "regwrite", 0 0, L_0x7fb219f20a20;  alias, 1 drivers
v0x7fb219f17ac0_0 .net "zero", 0 0, v0x7fb219f18570_0;  alias, 1 drivers
S_0x7fb219f15f50 .scope module, "ad" "aludec" 2 112, 2 177 0, S_0x7fb219f15c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fb219f161d0_0 .var "alucontrol", 2 0;
v0x7fb219f16290_0 .net "aluop", 1 0, L_0x7fb219f210a0;  alias, 1 drivers
v0x7fb219f16340_0 .net "funct", 5 0, L_0x7fb219f21420;  alias, 1 drivers
E_0x7fb219f16180 .event edge, v0x7fb219f16290_0, v0x7fb219f16340_0;
S_0x7fb219f16450 .scope module, "md" "maindec" 2 109, 2 154 0, S_0x7fb219f15c10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jr";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 2 "aluop";
v0x7fb219f167c0_0 .net *"_ivl_11", 9 0, v0x7fb219f16a70_0;  1 drivers
v0x7fb219f16870_0 .net "aluop", 1 0, L_0x7fb219f210a0;  alias, 1 drivers
v0x7fb219f16930_0 .net "alusrc", 0 0, L_0x7fb219f20b60;  alias, 1 drivers
v0x7fb219f169e0_0 .net "branch", 0 0, L_0x7fb219f20c00;  alias, 1 drivers
v0x7fb219f16a70_0 .var "controls", 9 0;
v0x7fb219f16b60_0 .net "funct", 5 0, L_0x7fb219f21420;  alias, 1 drivers
v0x7fb219f16c00_0 .net "jr", 0 0, L_0x7fb219f20e60;  alias, 1 drivers
v0x7fb219f16c90_0 .net "jump", 0 0, L_0x7fb219f20f00;  alias, 1 drivers
v0x7fb219f16d30_0 .net "memtoreg", 0 0, L_0x7fb219f20dc0;  alias, 1 drivers
v0x7fb219f16e50_0 .net "memwrite", 0 0, L_0x7fb219f20d20;  alias, 1 drivers
v0x7fb219f16f00_0 .net "op", 5 0, L_0x7fb219f21300;  alias, 1 drivers
v0x7fb219f16f90_0 .net "regdst", 0 0, L_0x7fb219f20ac0;  alias, 1 drivers
v0x7fb219f17020_0 .net "regwrite", 0 0, L_0x7fb219f20a20;  alias, 1 drivers
E_0x7fb219f16790 .event edge, v0x7fb219f16f00_0, v0x7fb219f16340_0;
L_0x7fb219f20a20 .part v0x7fb219f16a70_0, 9, 1;
L_0x7fb219f20ac0 .part v0x7fb219f16a70_0, 8, 1;
L_0x7fb219f20b60 .part v0x7fb219f16a70_0, 7, 1;
L_0x7fb219f20c00 .part v0x7fb219f16a70_0, 6, 1;
L_0x7fb219f20d20 .part v0x7fb219f16a70_0, 5, 1;
L_0x7fb219f20dc0 .part v0x7fb219f16a70_0, 4, 1;
L_0x7fb219f20e60 .part v0x7fb219f16a70_0, 3, 1;
L_0x7fb219f20f00 .part v0x7fb219f16a70_0, 2, 1;
L_0x7fb219f210a0 .part v0x7fb219f16a70_0, 0, 2;
S_0x7fb219f17c20 .scope module, "dp" "datapath" 2 68, 2 116 0, S_0x7fb219f15950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jr";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /INPUT 3 "alucontrol";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /INPUT 32 "instr";
    .port_info 13 /OUTPUT 32 "aluout";
    .port_info 14 /OUTPUT 32 "writedata";
    .port_info 15 /INPUT 32 "readdata";
v0x7fb219f1db40_0 .net *"_ivl_3", 3 0, L_0x7fb219f21e00;  1 drivers
v0x7fb219f1dc00_0 .net *"_ivl_5", 25 0, L_0x7fb219f21ea0;  1 drivers
L_0x10ba410e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1dca0_0 .net/2u *"_ivl_6", 1 0, L_0x10ba410e0;  1 drivers
v0x7fb219f1dd50_0 .net "alucontrol", 2 0, v0x7fb219f161d0_0;  alias, 1 drivers
v0x7fb219f1ddf0_0 .net "aluout", 31 0, v0x7fb219f183d0_0;  alias, 1 drivers
v0x7fb219f1ded0_0 .net "alusrc", 0 0, L_0x7fb219f20b60;  alias, 1 drivers
v0x7fb219f1df60_0 .net "clk", 0 0, v0x7fb219f206d0_0;  alias, 1 drivers
v0x7fb219f1dff0_0 .net "instr", 31 0, L_0x7fb219f23970;  alias, 1 drivers
v0x7fb219f1e090_0 .net "jr", 0 0, L_0x7fb219f20e60;  alias, 1 drivers
v0x7fb219f1e1a0_0 .net "jump", 0 0, L_0x7fb219f20f00;  alias, 1 drivers
v0x7fb219f1e230_0 .net "memtoreg", 0 0, L_0x7fb219f20dc0;  alias, 1 drivers
v0x7fb219f1e2c0_0 .net "pc", 31 0, v0x7fb219f1ad30_0;  alias, 1 drivers
v0x7fb219f1e350_0 .net "pcbranch", 31 0, L_0x7fb219f218a0;  1 drivers
v0x7fb219f1e430_0 .net "pcnext", 31 0, L_0x7fb219f21ce0;  1 drivers
v0x7fb219f1e500_0 .net "pcnextbr", 31 0, L_0x7fb219f21b40;  1 drivers
v0x7fb219f1e5d0_0 .net "pcnextjr", 31 0, L_0x7fb219f21a20;  1 drivers
v0x7fb219f1e6a0_0 .net "pcplus4", 31 0, L_0x7fb219f214c0;  1 drivers
v0x7fb219f1e830_0 .net "pcsrc", 0 0, L_0x7fb219f21190;  alias, 1 drivers
v0x7fb219f1e900_0 .net "readdata", 31 0, L_0x7fb219f23d00;  alias, 1 drivers
v0x7fb219f1e990_0 .net "regdst", 0 0, L_0x7fb219f20ac0;  alias, 1 drivers
v0x7fb219f1ea20_0 .net "regwrite", 0 0, L_0x7fb219f20a20;  alias, 1 drivers
v0x7fb219f1eab0_0 .net "reset", 0 0, v0x7fb219f20880_0;  alias, 1 drivers
v0x7fb219f1eb40_0 .net "result", 31 0, L_0x7fb219f22fc0;  1 drivers
v0x7fb219f1ebd0_0 .net "signimm", 31 0, L_0x7fb219f232f0;  1 drivers
v0x7fb219f1ec60_0 .net "signimmsh", 31 0, L_0x7fb219f21800;  1 drivers
v0x7fb219f1ed30_0 .net "srca", 31 0, L_0x7fb219f22420;  1 drivers
v0x7fb219f1edc0_0 .net "srcb", 31 0, L_0x7fb219f23690;  1 drivers
v0x7fb219f1ee90_0 .net "writedata", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
v0x7fb219f1ef20_0 .net "writereg", 4 0, L_0x7fb219f22de0;  1 drivers
v0x7fb219f1eff0_0 .net "zero", 0 0, v0x7fb219f18570_0;  alias, 1 drivers
L_0x7fb219f21e00 .part L_0x7fb219f214c0, 28, 4;
L_0x7fb219f21ea0 .part L_0x7fb219f23970, 0, 26;
L_0x7fb219f21f40 .concat [ 2 26 4 0], L_0x10ba410e0, L_0x7fb219f21ea0, L_0x7fb219f21e00;
L_0x7fb219f22ba0 .part L_0x7fb219f23970, 21, 5;
L_0x7fb219f22c40 .part L_0x7fb219f23970, 16, 5;
L_0x7fb219f22e80 .part L_0x7fb219f23970, 16, 5;
L_0x7fb219f22f20 .part L_0x7fb219f23970, 11, 5;
L_0x7fb219f235f0 .part L_0x7fb219f23970, 0, 16;
S_0x7fb219f17ff0 .scope module, "alu" "alu" 2 151, 2 247 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fb219f18260_0 .net "a", 31 0, L_0x7fb219f22420;  alias, 1 drivers
v0x7fb219f18320_0 .net "b", 31 0, L_0x7fb219f23690;  alias, 1 drivers
v0x7fb219f183d0_0 .var "out", 31 0;
v0x7fb219f184a0_0 .net "sel", 2 0, v0x7fb219f161d0_0;  alias, 1 drivers
v0x7fb219f18570_0 .var "zero", 0 0;
E_0x7fb219f18210 .event edge, v0x7fb219f161d0_0, v0x7fb219f18260_0, v0x7fb219f18320_0, v0x7fb219f14ef0_0;
S_0x7fb219f18690 .scope module, "immsh" "sl2" 2 136, 2 211 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fb219f18860_0 .net *"_ivl_1", 25 0, L_0x7fb219f21640;  1 drivers
L_0x10ba41050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb219f18920_0 .net/2u *"_ivl_2", 1 0, L_0x10ba41050;  1 drivers
v0x7fb219f189d0_0 .net *"_ivl_4", 27 0, L_0x7fb219f21760;  1 drivers
L_0x10ba41098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f18a90_0 .net *"_ivl_9", 3 0, L_0x10ba41098;  1 drivers
v0x7fb219f18b40_0 .net "a", 31 0, L_0x7fb219f232f0;  alias, 1 drivers
v0x7fb219f18c30_0 .net "y", 31 0, L_0x7fb219f21800;  alias, 1 drivers
L_0x7fb219f21640 .part L_0x7fb219f232f0, 0, 26;
L_0x7fb219f21760 .concat [ 2 26 0 0], L_0x10ba41050, L_0x7fb219f21640;
L_0x7fb219f21800 .concat [ 28 4 0 0], L_0x7fb219f21760, L_0x10ba41098;
S_0x7fb219f18d10 .scope module, "pcadd1" "adder" 2 135, 2 206 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fb219f18f40_0 .net "a", 31 0, v0x7fb219f1ad30_0;  alias, 1 drivers
L_0x10ba41008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb219f18fe0_0 .net "b", 31 0, L_0x10ba41008;  1 drivers
v0x7fb219f19090_0 .net "y", 31 0, L_0x7fb219f214c0;  alias, 1 drivers
L_0x7fb219f214c0 .arith/sum 32, v0x7fb219f1ad30_0, L_0x10ba41008;
S_0x7fb219f191a0 .scope module, "pcadd2" "adder" 2 137, 2 206 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fb219f193b0_0 .net "a", 31 0, L_0x7fb219f214c0;  alias, 1 drivers
v0x7fb219f19480_0 .net "b", 31 0, L_0x7fb219f21800;  alias, 1 drivers
v0x7fb219f19530_0 .net "y", 31 0, L_0x7fb219f218a0;  alias, 1 drivers
L_0x7fb219f218a0 .arith/sum 32, L_0x7fb219f214c0, L_0x7fb219f21800;
S_0x7fb219f19630 .scope module, "pcbrmux" "mux2" 2 138, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fb219f19830 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000100000>;
v0x7fb219f19990_0 .net "d0", 31 0, L_0x7fb219f214c0;  alias, 1 drivers
v0x7fb219f19a80_0 .net "d1", 31 0, L_0x7fb219f218a0;  alias, 1 drivers
v0x7fb219f19b10_0 .net "s", 0 0, L_0x7fb219f21190;  alias, 1 drivers
v0x7fb219f19ba0_0 .net "y", 31 0, L_0x7fb219f21a20;  alias, 1 drivers
L_0x7fb219f21a20 .functor MUXZ 32, L_0x7fb219f214c0, L_0x7fb219f218a0, L_0x7fb219f21190, C4<>;
S_0x7fb219f19c50 .scope module, "pcjrmux" "mux2" 2 139, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fb219f19e10 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000100000>;
v0x7fb219f19f90_0 .net "d0", 31 0, L_0x7fb219f21a20;  alias, 1 drivers
v0x7fb219f1a060_0 .net "d1", 31 0, L_0x7fb219f22420;  alias, 1 drivers
v0x7fb219f1a0f0_0 .net "s", 0 0, L_0x7fb219f20e60;  alias, 1 drivers
v0x7fb219f1a180_0 .net "y", 31 0, L_0x7fb219f21b40;  alias, 1 drivers
L_0x7fb219f21b40 .functor MUXZ 32, L_0x7fb219f21a20, L_0x7fb219f22420, L_0x7fb219f20e60, C4<>;
S_0x7fb219f1a250 .scope module, "pcmux" "mux2" 2 140, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fb219f1a410 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000100000>;
v0x7fb219f1a590_0 .net "d0", 31 0, L_0x7fb219f21b40;  alias, 1 drivers
v0x7fb219f1a660_0 .net "d1", 31 0, L_0x7fb219f21f40;  1 drivers
v0x7fb219f1a6f0_0 .net "s", 0 0, L_0x7fb219f20f00;  alias, 1 drivers
v0x7fb219f1a780_0 .net "y", 31 0, L_0x7fb219f21ce0;  alias, 1 drivers
L_0x7fb219f21ce0 .functor MUXZ 32, L_0x7fb219f21b40, L_0x7fb219f21f40, L_0x7fb219f20f00, C4<>;
S_0x7fb219f1a850 .scope module, "pcreg" "flopr" 2 134, 2 196 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fb219f1aa10 .param/l "WIDTH" 0 2 196, +C4<00000000000000000000000000100000>;
v0x7fb219f1abe0_0 .net "clk", 0 0, v0x7fb219f206d0_0;  alias, 1 drivers
v0x7fb219f1aca0_0 .net "d", 31 0, L_0x7fb219f21ce0;  alias, 1 drivers
v0x7fb219f1ad30_0 .var "q", 31 0;
v0x7fb219f1adc0_0 .net "reset", 0 0, v0x7fb219f20880_0;  alias, 1 drivers
E_0x7fb219f1ab90 .event posedge, v0x7fb219f1adc0_0, v0x7fb219f14fa0_0;
S_0x7fb219f1ae80 .scope module, "resmux" "mux2" 2 146, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fb219f197f0 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000100000>;
v0x7fb219f1b200_0 .net "d0", 31 0, v0x7fb219f183d0_0;  alias, 1 drivers
v0x7fb219f1b2f0_0 .net "d1", 31 0, L_0x7fb219f23d00;  alias, 1 drivers
v0x7fb219f1b380_0 .net "s", 0 0, L_0x7fb219f20dc0;  alias, 1 drivers
v0x7fb219f1b410_0 .net "y", 31 0, L_0x7fb219f22fc0;  alias, 1 drivers
L_0x7fb219f22fc0 .functor MUXZ 32, v0x7fb219f183d0_0, L_0x7fb219f23d00, L_0x7fb219f20dc0, C4<>;
S_0x7fb219f1b4d0 .scope module, "rf" "regfile" 2 143, 2 224 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fb219f1b790_0 .net *"_ivl_0", 31 0, L_0x7fb219f21fe0;  1 drivers
v0x7fb219f1b850_0 .net *"_ivl_10", 6 0, L_0x7fb219f222a0;  1 drivers
L_0x10ba411b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1b8f0_0 .net *"_ivl_13", 1 0, L_0x10ba411b8;  1 drivers
L_0x10ba41200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1b9a0_0 .net/2u *"_ivl_14", 31 0, L_0x10ba41200;  1 drivers
v0x7fb219f1ba50_0 .net *"_ivl_18", 31 0, L_0x7fb219f225b0;  1 drivers
L_0x10ba41248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1bb40_0 .net *"_ivl_21", 26 0, L_0x10ba41248;  1 drivers
L_0x10ba41290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1bbf0_0 .net/2u *"_ivl_22", 31 0, L_0x10ba41290;  1 drivers
v0x7fb219f1bca0_0 .net *"_ivl_24", 0 0, L_0x7fb219f22710;  1 drivers
v0x7fb219f1bd40_0 .net *"_ivl_26", 31 0, L_0x7fb219f22830;  1 drivers
v0x7fb219f1be50_0 .net *"_ivl_28", 6 0, L_0x7fb219f228d0;  1 drivers
L_0x10ba41128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1bf00_0 .net *"_ivl_3", 26 0, L_0x10ba41128;  1 drivers
L_0x10ba412d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1bfb0_0 .net *"_ivl_31", 1 0, L_0x10ba412d8;  1 drivers
L_0x10ba41320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1c060_0 .net/2u *"_ivl_32", 31 0, L_0x10ba41320;  1 drivers
L_0x10ba41170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb219f1c110_0 .net/2u *"_ivl_4", 31 0, L_0x10ba41170;  1 drivers
v0x7fb219f1c1c0_0 .net *"_ivl_6", 0 0, L_0x7fb219f220c0;  1 drivers
v0x7fb219f1c260_0 .net *"_ivl_8", 31 0, L_0x7fb219f221e0;  1 drivers
v0x7fb219f1c310_0 .net "clk", 0 0, v0x7fb219f206d0_0;  alias, 1 drivers
v0x7fb219f1c4a0_0 .net "ra1", 4 0, L_0x7fb219f22ba0;  1 drivers
v0x7fb219f1c530_0 .net "ra2", 4 0, L_0x7fb219f22c40;  1 drivers
v0x7fb219f1c5c0_0 .net "rd1", 31 0, L_0x7fb219f22420;  alias, 1 drivers
v0x7fb219f1c690_0 .net "rd2", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
v0x7fb219f1c720 .array "rf", 0 31, 31 0;
v0x7fb219f1c7b0_0 .net "wa3", 4 0, L_0x7fb219f22de0;  alias, 1 drivers
v0x7fb219f1c840_0 .net "wd3", 31 0, L_0x7fb219f22fc0;  alias, 1 drivers
v0x7fb219f1c8f0_0 .net "we3", 0 0, L_0x7fb219f20a20;  alias, 1 drivers
L_0x7fb219f21fe0 .concat [ 5 27 0 0], L_0x7fb219f22ba0, L_0x10ba41128;
L_0x7fb219f220c0 .cmp/ne 32, L_0x7fb219f21fe0, L_0x10ba41170;
L_0x7fb219f221e0 .array/port v0x7fb219f1c720, L_0x7fb219f222a0;
L_0x7fb219f222a0 .concat [ 5 2 0 0], L_0x7fb219f22ba0, L_0x10ba411b8;
L_0x7fb219f22420 .functor MUXZ 32, L_0x10ba41200, L_0x7fb219f221e0, L_0x7fb219f220c0, C4<>;
L_0x7fb219f225b0 .concat [ 5 27 0 0], L_0x7fb219f22c40, L_0x10ba41248;
L_0x7fb219f22710 .cmp/ne 32, L_0x7fb219f225b0, L_0x10ba41290;
L_0x7fb219f22830 .array/port v0x7fb219f1c720, L_0x7fb219f228d0;
L_0x7fb219f228d0 .concat [ 5 2 0 0], L_0x7fb219f22c40, L_0x10ba412d8;
L_0x7fb219f22a40 .functor MUXZ 32, L_0x10ba41320, L_0x7fb219f22830, L_0x7fb219f22710, C4<>;
S_0x7fb219f1ca60 .scope module, "se" "signext" 2 147, 2 241 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fb219f1cc50_0 .net *"_ivl_1", 0 0, L_0x7fb219f23060;  1 drivers
v0x7fb219f1cd00_0 .net *"_ivl_2", 15 0, L_0x7fb219f23100;  1 drivers
v0x7fb219f1cda0_0 .net "a", 15 0, L_0x7fb219f235f0;  1 drivers
v0x7fb219f1ce30_0 .net "y", 31 0, L_0x7fb219f232f0;  alias, 1 drivers
L_0x7fb219f23060 .part L_0x7fb219f235f0, 15, 1;
LS_0x7fb219f23100_0_0 .concat [ 1 1 1 1], L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060;
LS_0x7fb219f23100_0_4 .concat [ 1 1 1 1], L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060;
LS_0x7fb219f23100_0_8 .concat [ 1 1 1 1], L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060;
LS_0x7fb219f23100_0_12 .concat [ 1 1 1 1], L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060, L_0x7fb219f23060;
L_0x7fb219f23100 .concat [ 4 4 4 4], LS_0x7fb219f23100_0_0, LS_0x7fb219f23100_0_4, LS_0x7fb219f23100_0_8, LS_0x7fb219f23100_0_12;
L_0x7fb219f232f0 .concat [ 16 16 0 0], L_0x7fb219f235f0, L_0x7fb219f23100;
S_0x7fb219f1cf10 .scope module, "srcbmux" "mux2" 2 150, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fb219f1d0d0 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000100000>;
v0x7fb219f1d270_0 .net "d0", 31 0, L_0x7fb219f22a40;  alias, 1 drivers
v0x7fb219f1d350_0 .net "d1", 31 0, L_0x7fb219f232f0;  alias, 1 drivers
v0x7fb219f1d3e0_0 .net "s", 0 0, L_0x7fb219f20b60;  alias, 1 drivers
v0x7fb219f1d4b0_0 .net "y", 31 0, L_0x7fb219f23690;  alias, 1 drivers
L_0x7fb219f23690 .functor MUXZ 32, L_0x7fb219f22a40, L_0x7fb219f232f0, L_0x7fb219f20b60, C4<>;
S_0x7fb219f1d540 .scope module, "wrmux" "mux2" 2 145, 2 217 0, S_0x7fb219f17c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fb219f1d700 .param/l "WIDTH" 0 2 217, +C4<00000000000000000000000000000101>;
v0x7fb219f1d880_0 .net "d0", 4 0, L_0x7fb219f22e80;  1 drivers
v0x7fb219f1d940_0 .net "d1", 4 0, L_0x7fb219f22f20;  1 drivers
v0x7fb219f1d9e0_0 .net "s", 0 0, L_0x7fb219f20ac0;  alias, 1 drivers
v0x7fb219f1da70_0 .net "y", 4 0, L_0x7fb219f22de0;  alias, 1 drivers
L_0x7fb219f22de0 .functor MUXZ 5, L_0x7fb219f22e80, L_0x7fb219f22f20, L_0x7fb219f20ac0, C4<>;
    .scope S_0x7fb219f16450;
T_0 ;
    %wait E_0x7fb219f16790;
    %load/vec4 v0x7fb219f16f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x7fb219f16b60_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 10, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 770, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 65, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 640, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 10;
    %assign/vec4 v0x7fb219f16a70_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb219f15f50;
T_1 ;
    %wait E_0x7fb219f16180;
    %load/vec4 v0x7fb219f16290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x7fb219f16340_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fb219f161d0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb219f1a850;
T_2 ;
    %wait E_0x7fb219f1ab90;
    %load/vec4 v0x7fb219f1adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb219f1ad30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb219f1aca0_0;
    %assign/vec4 v0x7fb219f1ad30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb219f1b4d0;
T_3 ;
    %wait E_0x7fb219f04b20;
    %load/vec4 v0x7fb219f1c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb219f1c840_0;
    %load/vec4 v0x7fb219f1c7b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb219f1c720, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb219f17ff0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb219f17ff0;
T_5 ;
    %wait E_0x7fb219f18210;
    %load/vec4 v0x7fb219f184a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fb219f18260_0;
    %load/vec4 v0x7fb219f18320_0;
    %and;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %load/vec4 v0x7fb219f183d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fb219f18260_0;
    %load/vec4 v0x7fb219f18320_0;
    %or;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %load/vec4 v0x7fb219f183d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fb219f18260_0;
    %load/vec4 v0x7fb219f18320_0;
    %sub;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %load/vec4 v0x7fb219f183d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fb219f18260_0;
    %load/vec4 v0x7fb219f18320_0;
    %add;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %load/vec4 v0x7fb219f183d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb219f18570_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fb219f18260_0;
    %load/vec4 v0x7fb219f18320_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb219f183d0_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb219f15300;
T_6 ;
    %vpi_call 2 81 "$readmemh", "memfile.dat", v0x7fb219f154c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fb219f05880;
T_7 ;
    %wait E_0x7fb219f04b20;
    %load/vec4 v0x7fb219f151e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fb219f15130_0;
    %load/vec4 v0x7fb219f14ef0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb219f03fa0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb219e12310;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb219f20880_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb219f20880_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fb219e12310;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb219f206d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb219f206d0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb219e12310;
T_10 ;
    %wait E_0x7fb219e15750;
    %load/vec4 v0x7fb219f207f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fb219f20760_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fb219f20990_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 31 "$display", "Address:", v0x7fb219f20760_0 {0 0 0};
    %vpi_call 2 32 "$display", "Data:", v0x7fb219f20990_0 {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fb219f20760_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 35 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 36 "$display", "Address:", v0x7fb219f20760_0 {0 0 0};
    %vpi_call 2 37 "$display", "Data:", v0x7fb219f20990_0 {0 0 0};
    %vpi_call 2 38 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "jr.v";
