use prjcombine_interconnect::{bels, db::BelSlotId};

bels![
    SLICE0,
    SLICE1,
    SLICE2,
    SLICE3,
    BRAM,
    FIFO,
    BRAM_F,
    BRAM_H0,
    BRAM_H1,
    BRAM_ADDR,
    PMVBRAM,
    PMVBRAM_NC,
    DSP0,
    DSP1,
    TIEOFF_DSP,
    IN_FIFO,
    OUT_FIFO,
    ILOGIC0,
    ILOGIC1,
    OLOGIC0,
    OLOGIC1,
    IODELAY0,
    IODELAY1,
    IDELAY0,
    IDELAY1,
    ODELAY0,
    ODELAY1,
    IOB0,
    IOB1,
    IOI,
    DCM0,
    DCM1,
    PLL,
    CMT,
    CMT_A,
    CMT_B,
    CMT_C,
    CMT_D,
    CCM,
    PMCD0,
    PMCD1,
    DPM,
    MMCM0,
    MMCM1,
    PPR_FRAME,
    PMVIOB,
    PHASER_IN0,
    PHASER_IN1,
    PHASER_IN2,
    PHASER_IN3,
    PHASER_OUT0,
    PHASER_OUT1,
    PHASER_OUT2,
    PHASER_OUT3,
    PHASER_REF,
    PHY_CONTROL,
    BUFMRCE0,
    BUFMRCE1,
    PPC,
    EMAC,
    PCIE,
    PCIE3,
    SYSMON,
    IPAD_VP,
    IPAD_VN,
    GT11_0,
    GT11_1,
    GT11CLK,
    GTP_DUAL,
    GTX_DUAL,
    GTX0,
    GTX1,
    GTX2,
    GTX3,
    GTH_QUAD,
    GTP_COMMON,
    GTX_COMMON,
    GTH_COMMON,
    GTP_CHANNEL,
    GTX_CHANNEL,
    GTH_CHANNEL,
    BUFDS0,
    BUFDS1,
    CRC32_0,
    CRC32_1,
    CRC32_2,
    CRC32_3,
    CRC64_0,
    CRC64_1,
    IPAD_CLKP0,
    IPAD_CLKN0,
    IPAD_CLKP1,
    IPAD_CLKN1,
    IPAD_RXP0,
    IPAD_RXN0,
    IPAD_RXP1,
    IPAD_RXN1,
    IPAD_RXP2,
    IPAD_RXN2,
    IPAD_RXP3,
    IPAD_RXN3,
    OPAD_TXP0,
    OPAD_TXN0,
    OPAD_TXP1,
    OPAD_TXN1,
    OPAD_TXP2,
    OPAD_TXN2,
    OPAD_TXP3,
    OPAD_TXN3,
    BUFGCTRL0,
    BUFGCTRL1,
    BUFGCTRL2,
    BUFGCTRL3,
    BUFGCTRL4,
    BUFGCTRL5,
    BUFGCTRL6,
    BUFGCTRL7,
    BUFGCTRL8,
    BUFGCTRL9,
    BUFGCTRL10,
    BUFGCTRL11,
    BUFGCTRL12,
    BUFGCTRL13,
    BUFGCTRL14,
    BUFGCTRL15,
    BUFGCTRL16,
    BUFGCTRL17,
    BUFGCTRL18,
    BUFGCTRL19,
    BUFGCTRL20,
    BUFGCTRL21,
    BUFGCTRL22,
    BUFGCTRL23,
    BUFGCTRL24,
    BUFGCTRL25,
    BUFGCTRL26,
    BUFGCTRL27,
    BUFGCTRL28,
    BUFGCTRL29,
    BUFGCTRL30,
    BUFGCTRL31,
    GIO_S,
    GIO_N,
    GCLK_BUF,
    BUFG_MGTCLK_S,
    BUFG_MGTCLK_N,
    BUFG_MGTCLK_S_HROW,
    BUFG_MGTCLK_N_HROW,
    BUFG_MGTCLK_S_HCLK,
    BUFG_MGTCLK_N_HCLK,
    BUFHCE_W0,
    BUFHCE_W1,
    BUFHCE_W2,
    BUFHCE_W3,
    BUFHCE_W4,
    BUFHCE_W5,
    BUFHCE_W6,
    BUFHCE_W7,
    BUFHCE_W8,
    BUFHCE_W9,
    BUFHCE_W10,
    BUFHCE_W11,
    BUFHCE_E0,
    BUFHCE_E1,
    BUFHCE_E2,
    BUFHCE_E3,
    BUFHCE_E4,
    BUFHCE_E5,
    BUFHCE_E6,
    BUFHCE_E7,
    BUFHCE_E8,
    BUFHCE_E9,
    BUFHCE_E10,
    BUFHCE_E11,
    CLK_HROW,
    CLK_IOB,
    CLK_DCM,
    CLK_CMT,
    CLK_MGT,
    HCLK_BRAM_MGT,
    BRKH_GTX,
    HCLK_GTX,
    HCLK_GTH,
    MGT_BUF,
    BSCAN0,
    BSCAN1,
    BSCAN2,
    BSCAN3,
    ICAP0,
    ICAP1,
    STARTUP,
    CAPTURE,
    JTAGPPC,
    PMV0,
    PMV1,
    DCIRESET,
    FRAME_ECC,
    USR_ACCESS,
    DNA_PORT,
    KEY_CLEAR,
    EFUSE_USR,
    CFG_IO_ACCESS,
    PMV2,
    PMV2_SVT,
    MTBF2,
    HCLK_IOI,
    IOCLK,
    RCLK,
    HCLK_DCM_HROW,
    HCLK_DCM,
    HCLK_DCM_S,
    HCLK_DCM_N,
    HCLK_CMT,
    HCLK_CMT_HCLK,
    HCLK_CMT_GIOB,
    BUFR0,
    BUFR1,
    BUFR2,
    BUFR3,
    BUFIO0,
    BUFIO1,
    BUFIO2,
    BUFIO3,
    BUFO0,
    BUFO1,
    IDELAYCTRL,
    DCI,
    HCLK,
    HCLK_QBUF,
    HCLK_W,
    HCLK_E,
    INT_LCLK_W,
    INT_LCLK_E,
    GLOBALSIG,
    GCLK_TEST_BUF_HROW_GCLK0,
    GCLK_TEST_BUF_HROW_GCLK1,
    GCLK_TEST_BUF_HROW_GCLK2,
    GCLK_TEST_BUF_HROW_GCLK3,
    GCLK_TEST_BUF_HROW_GCLK4,
    GCLK_TEST_BUF_HROW_GCLK5,
    GCLK_TEST_BUF_HROW_GCLK6,
    GCLK_TEST_BUF_HROW_GCLK7,
    GCLK_TEST_BUF_HROW_GCLK8,
    GCLK_TEST_BUF_HROW_GCLK9,
    GCLK_TEST_BUF_HROW_GCLK10,
    GCLK_TEST_BUF_HROW_GCLK11,
    GCLK_TEST_BUF_HROW_GCLK12,
    GCLK_TEST_BUF_HROW_GCLK13,
    GCLK_TEST_BUF_HROW_GCLK14,
    GCLK_TEST_BUF_HROW_GCLK15,
    GCLK_TEST_BUF_HROW_GCLK16,
    GCLK_TEST_BUF_HROW_GCLK17,
    GCLK_TEST_BUF_HROW_GCLK18,
    GCLK_TEST_BUF_HROW_GCLK19,
    GCLK_TEST_BUF_HROW_GCLK20,
    GCLK_TEST_BUF_HROW_GCLK21,
    GCLK_TEST_BUF_HROW_GCLK22,
    GCLK_TEST_BUF_HROW_GCLK23,
    GCLK_TEST_BUF_HROW_GCLK24,
    GCLK_TEST_BUF_HROW_GCLK25,
    GCLK_TEST_BUF_HROW_GCLK26,
    GCLK_TEST_BUF_HROW_GCLK27,
    GCLK_TEST_BUF_HROW_GCLK28,
    GCLK_TEST_BUF_HROW_GCLK29,
    GCLK_TEST_BUF_HROW_GCLK30,
    GCLK_TEST_BUF_HROW_GCLK31,
    CLK_REBUF,
    GCLK_TEST_BUF_REBUF_S0,
    GCLK_TEST_BUF_REBUF_S1,
    GCLK_TEST_BUF_REBUF_S2,
    GCLK_TEST_BUF_REBUF_S3,
    GCLK_TEST_BUF_REBUF_S4,
    GCLK_TEST_BUF_REBUF_S5,
    GCLK_TEST_BUF_REBUF_S6,
    GCLK_TEST_BUF_REBUF_S7,
    GCLK_TEST_BUF_REBUF_S8,
    GCLK_TEST_BUF_REBUF_S9,
    GCLK_TEST_BUF_REBUF_S10,
    GCLK_TEST_BUF_REBUF_S11,
    GCLK_TEST_BUF_REBUF_S12,
    GCLK_TEST_BUF_REBUF_S13,
    GCLK_TEST_BUF_REBUF_S14,
    GCLK_TEST_BUF_REBUF_S15,
    GCLK_TEST_BUF_REBUF_N0,
    GCLK_TEST_BUF_REBUF_N1,
    GCLK_TEST_BUF_REBUF_N2,
    GCLK_TEST_BUF_REBUF_N3,
    GCLK_TEST_BUF_REBUF_N4,
    GCLK_TEST_BUF_REBUF_N5,
    GCLK_TEST_BUF_REBUF_N6,
    GCLK_TEST_BUF_REBUF_N7,
    GCLK_TEST_BUF_REBUF_N8,
    GCLK_TEST_BUF_REBUF_N9,
    GCLK_TEST_BUF_REBUF_N10,
    GCLK_TEST_BUF_REBUF_N11,
    GCLK_TEST_BUF_REBUF_N12,
    GCLK_TEST_BUF_REBUF_N13,
    GCLK_TEST_BUF_REBUF_N14,
    GCLK_TEST_BUF_REBUF_N15,
    GCLK_TEST_BUF_HROW_BUFH_W,
    GCLK_TEST_BUF_HROW_BUFH_E,
    PS,
    HCLK_PS_S,
    HCLK_PS_N,
    IOPAD_DDRWEB,
    IOPAD_DDRVRN,
    IOPAD_DDRVRP,
    IOPAD_DDRA0,
    IOPAD_DDRA1,
    IOPAD_DDRA2,
    IOPAD_DDRA3,
    IOPAD_DDRA4,
    IOPAD_DDRA5,
    IOPAD_DDRA6,
    IOPAD_DDRA7,
    IOPAD_DDRA8,
    IOPAD_DDRA9,
    IOPAD_DDRA10,
    IOPAD_DDRA11,
    IOPAD_DDRA12,
    IOPAD_DDRA14,
    IOPAD_DDRA13,
    IOPAD_DDRBA0,
    IOPAD_DDRBA1,
    IOPAD_DDRBA2,
    IOPAD_DDRCASB,
    IOPAD_DDRCKE,
    IOPAD_DDRCKN,
    IOPAD_DDRCKP,
    IOPAD_PSCLK,
    IOPAD_DDRCSB,
    IOPAD_DDRDM0,
    IOPAD_DDRDM1,
    IOPAD_DDRDM2,
    IOPAD_DDRDM3,
    IOPAD_DDRDQ0,
    IOPAD_DDRDQ1,
    IOPAD_DDRDQ2,
    IOPAD_DDRDQ3,
    IOPAD_DDRDQ4,
    IOPAD_DDRDQ5,
    IOPAD_DDRDQ6,
    IOPAD_DDRDQ7,
    IOPAD_DDRDQ8,
    IOPAD_DDRDQ9,
    IOPAD_DDRDQ10,
    IOPAD_DDRDQ11,
    IOPAD_DDRDQ12,
    IOPAD_DDRDQ13,
    IOPAD_DDRDQ14,
    IOPAD_DDRDQ15,
    IOPAD_DDRDQ16,
    IOPAD_DDRDQ17,
    IOPAD_DDRDQ18,
    IOPAD_DDRDQ19,
    IOPAD_DDRDQ20,
    IOPAD_DDRDQ21,
    IOPAD_DDRDQ22,
    IOPAD_DDRDQ23,
    IOPAD_DDRDQ24,
    IOPAD_DDRDQ25,
    IOPAD_DDRDQ26,
    IOPAD_DDRDQ27,
    IOPAD_DDRDQ28,
    IOPAD_DDRDQ29,
    IOPAD_DDRDQ30,
    IOPAD_DDRDQ31,
    IOPAD_DDRDQSN0,
    IOPAD_DDRDQSN1,
    IOPAD_DDRDQSN2,
    IOPAD_DDRDQSN3,
    IOPAD_DDRDQSP0,
    IOPAD_DDRDQSP1,
    IOPAD_DDRDQSP2,
    IOPAD_DDRDQSP3,
    IOPAD_DDRDRSTB,
    IOPAD_MIO0,
    IOPAD_MIO1,
    IOPAD_MIO2,
    IOPAD_MIO3,
    IOPAD_MIO4,
    IOPAD_MIO5,
    IOPAD_MIO6,
    IOPAD_MIO7,
    IOPAD_MIO8,
    IOPAD_MIO9,
    IOPAD_MIO10,
    IOPAD_MIO11,
    IOPAD_MIO12,
    IOPAD_MIO13,
    IOPAD_MIO14,
    IOPAD_MIO15,
    IOPAD_MIO16,
    IOPAD_MIO17,
    IOPAD_MIO18,
    IOPAD_MIO19,
    IOPAD_MIO20,
    IOPAD_MIO21,
    IOPAD_MIO22,
    IOPAD_MIO23,
    IOPAD_MIO24,
    IOPAD_MIO25,
    IOPAD_MIO26,
    IOPAD_MIO27,
    IOPAD_MIO28,
    IOPAD_MIO29,
    IOPAD_MIO30,
    IOPAD_MIO31,
    IOPAD_MIO32,
    IOPAD_MIO33,
    IOPAD_MIO34,
    IOPAD_MIO35,
    IOPAD_MIO36,
    IOPAD_MIO37,
    IOPAD_MIO38,
    IOPAD_MIO39,
    IOPAD_MIO40,
    IOPAD_MIO41,
    IOPAD_MIO42,
    IOPAD_MIO43,
    IOPAD_MIO44,
    IOPAD_MIO45,
    IOPAD_MIO46,
    IOPAD_MIO47,
    IOPAD_MIO48,
    IOPAD_MIO49,
    IOPAD_MIO50,
    IOPAD_MIO51,
    IOPAD_MIO52,
    IOPAD_MIO53,
    IOPAD_DDRODT,
    IOPAD_PSPORB,
    IOPAD_DDRRASB,
    IOPAD_PSSRSTB,
];

pub const SLICE: [BelSlotId; 4] = [SLICE0, SLICE1, SLICE2, SLICE3];
pub const BRAM_H: [BelSlotId; 2] = [BRAM_H0, BRAM_H1];
pub const DSP: [BelSlotId; 2] = [DSP0, DSP1];

pub const ILOGIC: [BelSlotId; 2] = [ILOGIC0, ILOGIC1];
pub const OLOGIC: [BelSlotId; 2] = [OLOGIC0, OLOGIC1];
pub const IODELAY: [BelSlotId; 2] = [IODELAY0, IODELAY1];
pub const IDELAY: [BelSlotId; 2] = [IDELAY0, IDELAY1];
pub const ODELAY: [BelSlotId; 2] = [ODELAY0, ODELAY1];
pub const IOB: [BelSlotId; 2] = [IOB0, IOB1];

pub const DCM: [BelSlotId; 2] = [DCM0, DCM1];

pub const MMCM: [BelSlotId; 2] = [MMCM0, MMCM1];

pub const PMCD: [BelSlotId; 2] = [PMCD0, PMCD1];

pub const BUFGCTRL: [BelSlotId; 32] = [
    BUFGCTRL0, BUFGCTRL1, BUFGCTRL2, BUFGCTRL3, BUFGCTRL4, BUFGCTRL5, BUFGCTRL6, BUFGCTRL7,
    BUFGCTRL8, BUFGCTRL9, BUFGCTRL10, BUFGCTRL11, BUFGCTRL12, BUFGCTRL13, BUFGCTRL14, BUFGCTRL15,
    BUFGCTRL16, BUFGCTRL17, BUFGCTRL18, BUFGCTRL19, BUFGCTRL20, BUFGCTRL21, BUFGCTRL22, BUFGCTRL23,
    BUFGCTRL24, BUFGCTRL25, BUFGCTRL26, BUFGCTRL27, BUFGCTRL28, BUFGCTRL29, BUFGCTRL30, BUFGCTRL31,
];

pub const BUFHCE_W: [BelSlotId; 12] = [
    BUFHCE_W0, BUFHCE_W1, BUFHCE_W2, BUFHCE_W3, BUFHCE_W4, BUFHCE_W5, BUFHCE_W6, BUFHCE_W7,
    BUFHCE_W8, BUFHCE_W9, BUFHCE_W10, BUFHCE_W11,
];

pub const BUFHCE_E: [BelSlotId; 12] = [
    BUFHCE_E0, BUFHCE_E1, BUFHCE_E2, BUFHCE_E3, BUFHCE_E4, BUFHCE_E5, BUFHCE_E6, BUFHCE_E7,
    BUFHCE_E8, BUFHCE_E9, BUFHCE_E10, BUFHCE_E11,
];

pub const BUFIO: [BelSlotId; 4] = [BUFIO0, BUFIO1, BUFIO2, BUFIO3];
pub const BUFR: [BelSlotId; 4] = [BUFR0, BUFR1, BUFR2, BUFR3];
pub const BUFO: [BelSlotId; 2] = [BUFO0, BUFO1];

pub const PHASER_IN: [BelSlotId; 4] = [PHASER_IN0, PHASER_IN1, PHASER_IN2, PHASER_IN3];
pub const PHASER_OUT: [BelSlotId; 4] = [PHASER_OUT0, PHASER_OUT1, PHASER_OUT2, PHASER_OUT3];

pub const BUFMRCE: [BelSlotId; 2] = [BUFMRCE0, BUFMRCE1];

pub const BSCAN: [BelSlotId; 4] = [BSCAN0, BSCAN1, BSCAN2, BSCAN3];

pub const ICAP: [BelSlotId; 2] = [ICAP0, ICAP1];
pub const PMV: [BelSlotId; 2] = [PMV0, PMV1];

pub const BUFDS: [BelSlotId; 2] = [BUFDS0, BUFDS1];
pub const GT11: [BelSlotId; 2] = [GT11_0, GT11_1];
pub const GTX: [BelSlotId; 4] = [GTX0, GTX1, GTX2, GTX3];
pub const CRC32: [BelSlotId; 4] = [CRC32_0, CRC32_1, CRC32_2, CRC32_3];
pub const CRC64: [BelSlotId; 2] = [CRC64_0, CRC64_1];

pub const IPAD_RXP: [BelSlotId; 4] = [IPAD_RXP0, IPAD_RXP1, IPAD_RXP2, IPAD_RXP3];
pub const IPAD_RXN: [BelSlotId; 4] = [IPAD_RXN0, IPAD_RXN1, IPAD_RXN2, IPAD_RXN3];
pub const OPAD_TXP: [BelSlotId; 4] = [OPAD_TXP0, OPAD_TXP1, OPAD_TXP2, OPAD_TXP3];
pub const OPAD_TXN: [BelSlotId; 4] = [OPAD_TXN0, OPAD_TXN1, OPAD_TXN2, OPAD_TXN3];

pub const GCLK_TEST_BUF_HROW_GCLK: [BelSlotId; 32] = [
    GCLK_TEST_BUF_HROW_GCLK0,
    GCLK_TEST_BUF_HROW_GCLK1,
    GCLK_TEST_BUF_HROW_GCLK2,
    GCLK_TEST_BUF_HROW_GCLK3,
    GCLK_TEST_BUF_HROW_GCLK4,
    GCLK_TEST_BUF_HROW_GCLK5,
    GCLK_TEST_BUF_HROW_GCLK6,
    GCLK_TEST_BUF_HROW_GCLK7,
    GCLK_TEST_BUF_HROW_GCLK8,
    GCLK_TEST_BUF_HROW_GCLK9,
    GCLK_TEST_BUF_HROW_GCLK10,
    GCLK_TEST_BUF_HROW_GCLK11,
    GCLK_TEST_BUF_HROW_GCLK12,
    GCLK_TEST_BUF_HROW_GCLK13,
    GCLK_TEST_BUF_HROW_GCLK14,
    GCLK_TEST_BUF_HROW_GCLK15,
    GCLK_TEST_BUF_HROW_GCLK16,
    GCLK_TEST_BUF_HROW_GCLK17,
    GCLK_TEST_BUF_HROW_GCLK18,
    GCLK_TEST_BUF_HROW_GCLK19,
    GCLK_TEST_BUF_HROW_GCLK20,
    GCLK_TEST_BUF_HROW_GCLK21,
    GCLK_TEST_BUF_HROW_GCLK22,
    GCLK_TEST_BUF_HROW_GCLK23,
    GCLK_TEST_BUF_HROW_GCLK24,
    GCLK_TEST_BUF_HROW_GCLK25,
    GCLK_TEST_BUF_HROW_GCLK26,
    GCLK_TEST_BUF_HROW_GCLK27,
    GCLK_TEST_BUF_HROW_GCLK28,
    GCLK_TEST_BUF_HROW_GCLK29,
    GCLK_TEST_BUF_HROW_GCLK30,
    GCLK_TEST_BUF_HROW_GCLK31,
];

pub const GCLK_TEST_BUF_REBUF_S: [BelSlotId; 16] = [
    GCLK_TEST_BUF_REBUF_S0,
    GCLK_TEST_BUF_REBUF_S1,
    GCLK_TEST_BUF_REBUF_S2,
    GCLK_TEST_BUF_REBUF_S3,
    GCLK_TEST_BUF_REBUF_S4,
    GCLK_TEST_BUF_REBUF_S5,
    GCLK_TEST_BUF_REBUF_S6,
    GCLK_TEST_BUF_REBUF_S7,
    GCLK_TEST_BUF_REBUF_S8,
    GCLK_TEST_BUF_REBUF_S9,
    GCLK_TEST_BUF_REBUF_S10,
    GCLK_TEST_BUF_REBUF_S11,
    GCLK_TEST_BUF_REBUF_S12,
    GCLK_TEST_BUF_REBUF_S13,
    GCLK_TEST_BUF_REBUF_S14,
    GCLK_TEST_BUF_REBUF_S15,
];

pub const GCLK_TEST_BUF_REBUF_N: [BelSlotId; 16] = [
    GCLK_TEST_BUF_REBUF_N0,
    GCLK_TEST_BUF_REBUF_N1,
    GCLK_TEST_BUF_REBUF_N2,
    GCLK_TEST_BUF_REBUF_N3,
    GCLK_TEST_BUF_REBUF_N4,
    GCLK_TEST_BUF_REBUF_N5,
    GCLK_TEST_BUF_REBUF_N6,
    GCLK_TEST_BUF_REBUF_N7,
    GCLK_TEST_BUF_REBUF_N8,
    GCLK_TEST_BUF_REBUF_N9,
    GCLK_TEST_BUF_REBUF_N10,
    GCLK_TEST_BUF_REBUF_N11,
    GCLK_TEST_BUF_REBUF_N12,
    GCLK_TEST_BUF_REBUF_N13,
    GCLK_TEST_BUF_REBUF_N14,
    GCLK_TEST_BUF_REBUF_N15,
];

pub const IOPAD_DDRA: [BelSlotId; 15] = [
    IOPAD_DDRA0,
    IOPAD_DDRA1,
    IOPAD_DDRA2,
    IOPAD_DDRA3,
    IOPAD_DDRA4,
    IOPAD_DDRA5,
    IOPAD_DDRA6,
    IOPAD_DDRA7,
    IOPAD_DDRA8,
    IOPAD_DDRA9,
    IOPAD_DDRA10,
    IOPAD_DDRA11,
    IOPAD_DDRA12,
    IOPAD_DDRA13,
    IOPAD_DDRA14,
];

pub const IOPAD_DDRBA: [BelSlotId; 3] = [IOPAD_DDRBA0, IOPAD_DDRBA1, IOPAD_DDRBA2];

pub const IOPAD_DDRDM: [BelSlotId; 4] = [IOPAD_DDRDM0, IOPAD_DDRDM1, IOPAD_DDRDM2, IOPAD_DDRDM3];

pub const IOPAD_DDRDQSP: [BelSlotId; 4] = [
    IOPAD_DDRDQSP0,
    IOPAD_DDRDQSP1,
    IOPAD_DDRDQSP2,
    IOPAD_DDRDQSP3,
];

pub const IOPAD_DDRDQSN: [BelSlotId; 4] = [
    IOPAD_DDRDQSN0,
    IOPAD_DDRDQSN1,
    IOPAD_DDRDQSN2,
    IOPAD_DDRDQSN3,
];

pub const IOPAD_DDRDQ: [BelSlotId; 32] = [
    IOPAD_DDRDQ0,
    IOPAD_DDRDQ1,
    IOPAD_DDRDQ2,
    IOPAD_DDRDQ3,
    IOPAD_DDRDQ4,
    IOPAD_DDRDQ5,
    IOPAD_DDRDQ6,
    IOPAD_DDRDQ7,
    IOPAD_DDRDQ8,
    IOPAD_DDRDQ9,
    IOPAD_DDRDQ10,
    IOPAD_DDRDQ11,
    IOPAD_DDRDQ12,
    IOPAD_DDRDQ13,
    IOPAD_DDRDQ14,
    IOPAD_DDRDQ15,
    IOPAD_DDRDQ16,
    IOPAD_DDRDQ17,
    IOPAD_DDRDQ18,
    IOPAD_DDRDQ19,
    IOPAD_DDRDQ20,
    IOPAD_DDRDQ21,
    IOPAD_DDRDQ22,
    IOPAD_DDRDQ23,
    IOPAD_DDRDQ24,
    IOPAD_DDRDQ25,
    IOPAD_DDRDQ26,
    IOPAD_DDRDQ27,
    IOPAD_DDRDQ28,
    IOPAD_DDRDQ29,
    IOPAD_DDRDQ30,
    IOPAD_DDRDQ31,
];

pub const IOPAD_MIO: [BelSlotId; 54] = [
    IOPAD_MIO0,
    IOPAD_MIO1,
    IOPAD_MIO2,
    IOPAD_MIO3,
    IOPAD_MIO4,
    IOPAD_MIO5,
    IOPAD_MIO6,
    IOPAD_MIO7,
    IOPAD_MIO8,
    IOPAD_MIO9,
    IOPAD_MIO10,
    IOPAD_MIO11,
    IOPAD_MIO12,
    IOPAD_MIO13,
    IOPAD_MIO14,
    IOPAD_MIO15,
    IOPAD_MIO16,
    IOPAD_MIO17,
    IOPAD_MIO18,
    IOPAD_MIO19,
    IOPAD_MIO20,
    IOPAD_MIO21,
    IOPAD_MIO22,
    IOPAD_MIO23,
    IOPAD_MIO24,
    IOPAD_MIO25,
    IOPAD_MIO26,
    IOPAD_MIO27,
    IOPAD_MIO28,
    IOPAD_MIO29,
    IOPAD_MIO30,
    IOPAD_MIO31,
    IOPAD_MIO32,
    IOPAD_MIO33,
    IOPAD_MIO34,
    IOPAD_MIO35,
    IOPAD_MIO36,
    IOPAD_MIO37,
    IOPAD_MIO38,
    IOPAD_MIO39,
    IOPAD_MIO40,
    IOPAD_MIO41,
    IOPAD_MIO42,
    IOPAD_MIO43,
    IOPAD_MIO44,
    IOPAD_MIO45,
    IOPAD_MIO46,
    IOPAD_MIO47,
    IOPAD_MIO48,
    IOPAD_MIO49,
    IOPAD_MIO50,
    IOPAD_MIO51,
    IOPAD_MIO52,
    IOPAD_MIO53,
];
