{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739220304667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739220304668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 15:45:04 2025 " "Processing started: Mon Feb 10 15:45:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739220304668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220304668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CE_Lab2_Counter -c CE_Lab2_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off CE_Lab2_Counter -c CE_Lab2_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220304669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739220305299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739220305299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "my_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/my_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739220314402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220314402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739220314405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220314405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_testbench.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/my_testbench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739220314407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220314407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ce_lab2_counter.v 1 1 " "Using design file ce_lab2_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CE_Lab2_Counter " "Found entity 1: CE_Lab2_Counter" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739220314510 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739220314510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CE_Lab2_Counter " "Elaborating entity \"CE_Lab2_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739220314512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 ce_lab2_counter.v(35) " "Verilog HDL assignment warning at ce_lab2_counter.v(35): truncated value with size 12 to match size of target (10)" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739220314520 "|CE_Lab2_Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:U1 " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:U1\"" {  } { { "ce_lab2_counter.v" "U1" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739220314549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:UH3 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:UH3\"" {  } { { "ce_lab2_counter.v" "UH3" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739220314569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739220315204 "|CE_Lab2_Counter|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739220315204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739220315285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739220316115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739220316115 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739220316447 "|CE_Lab2_Counter|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "ce_lab2_counter.v" "" { Text "C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/CE_Lab2_Counter/ce_lab2_counter.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739220316447 "|CE_Lab2_Counter|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739220316447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739220316448 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739220316448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739220316448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739220316448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739220316483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 15:45:16 2025 " "Processing ended: Mon Feb 10 15:45:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739220316483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739220316483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739220316483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739220316483 ""}
