0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/3.21adder32x4/3.21adder32x4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/3.21adder32x4/3.21adder32x4.srcs/sim_1/new/tb.v,1710997176,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/3.21adder32x4/3.21adder32x4.srcs/sources_1/new/adder.v,1711022455,verilog,,D:/Code/Verilog/3.21adder32x4/3.21adder32x4.srcs/sim_1/new/tb.v,,adder,,,,,,,,
