xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Apr 22, 2024 at 22:48:08 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=illegalwrite

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(140) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test illegalwrite...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                illegalwrite             -     @2722     
  tb                        env                      -     @2831     
    cpu[0]                  cpu_agent_c              -     @2863     
      driver                cpu_driver_c             -     @4674     
        rsp_port            uvm_analysis_port        -     @4825     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4776     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4002     
        mon_out             uvm_analysis_port        -     @4057     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4088     
        rsp_export          uvm_analysis_export      -     @4145     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4695     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @2862     
      driver                cpu_driver_c             -     @5535     
        rsp_port            uvm_analysis_port        -     @5680     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5632     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4881     
        mon_out             uvm_analysis_port        -     @4929     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4959     
        rsp_export          uvm_analysis_export      -     @5015     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5555     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @2892     
      driver                cpu_driver_c             -     @6383     
        rsp_port            uvm_analysis_port        -     @6528     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6480     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5729     
        mon_out             uvm_analysis_port        -     @5777     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5807     
        rsp_export          uvm_analysis_export      -     @5863     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6403     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @2922     
      driver                cpu_driver_c             -     @7231     
        rsp_port            uvm_analysis_port        -     @7376     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7328     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6577     
        mon_out             uvm_analysis_port        -     @6625     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6655     
        rsp_export          uvm_analysis_export      -     @6711     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7251     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3705     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3771     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @3822     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @3871     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @3920     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @3969     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3570     
      sbus_out              uvm_analysis_port        -     @3672     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @2952     
      rsp_export            uvm_analysis_export      -     @3041     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3591     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/illegalwrite.sv(26) @ 0: uvm_test_top [illegalwrite] Executing illegalwrite test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(59) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(59) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(59) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(59) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(59) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@illegalwrite_seq [illegalwrite_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@illegalwrite_seq [illegalwrite_seq] Main Processor=1	SP1=3	SP2=2
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
---------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                      
---------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7847                                      
  data                         integral           32    'h66e1ca2e                                 
  address                      integral           32    'h3d658623                                 
  request_type                 request_t          1     WRITE_REQ                                  
  access_cache_type            access_cache_t     1     ICACHE_ACC                                 
  begin_time                   time               64    0                                          
  depth                        int                32    'd2                                        
  parent sequence (name)       string             16    illegalwrite_seq                           
  parent sequence (full name)  string             43    uvm_test_top.tb.vsequencer.illegalwrite_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer           
---------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1255: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
---------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                      
---------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7800                                      
  data                         integral           32    'h2a61fc8                                  
  address                      integral           32    'h22f81c63                                 
  request_type                 request_t          1     WRITE_REQ                                  
  access_cache_type            access_cache_t     1     ICACHE_ACC                                 
  begin_time                   time               64    1255                                       
  depth                        int                32    'd2                                        
  parent sequence (name)       string             16    illegalwrite_seq                           
  parent sequence (full name)  string             43    uvm_test_top.tb.vsequencer.illegalwrite_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer           
---------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2415: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
---------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                      
---------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7732                                      
  data                         integral           32    'hd2e2b8d2                                 
  address                      integral           32    'h51b8ecc                                  
  request_type                 request_t          1     WRITE_REQ                                  
  access_cache_type            access_cache_t     1     ICACHE_ACC                                 
  begin_time                   time               64    2415                                       
  depth                        int                32    'd2                                        
  parent sequence (name)       string             16    illegalwrite_seq                           
  parent sequence (full name)  string             43    uvm_test_top.tb.vsequencer.illegalwrite_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer           
---------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
---------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                      
---------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7704                                      
  data                         integral           32    'h3f674bf5                                 
  address                      integral           32    'h26a64ad3                                 
  request_type                 request_t          1     WRITE_REQ                                  
  access_cache_type            access_cache_t     1     ICACHE_ACC                                 
  begin_time                   time               64    3565                                       
  depth                        int                32    'd2                                        
  parent sequence (name)       string             16    illegalwrite_seq                           
  parent sequence (full name)  string             43    uvm_test_top.tb.vsequencer.illegalwrite_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer           
---------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 4795: uvm_test_top.tb.vsequencer@@illegalwrite_seq [illegalwrite_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 4795: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   26
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]     1
[cpu_driver_c]    12
[cpu_monitor_c]     4
[illegalwrite]     1
[illegalwrite_seq]     3
[system_bus_monitor_c]     1
Simulation complete via $finish(1) at time 4795 NS + 50
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_1404b416_737c6aad.ucm
  data               :  ./cov_work/scope/test/icc_1404b416_737c6aad.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 22, 2024 at 22:48:10 CDT  (total: 00:00:02)
