;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV @117, <-20
	DJN -1, @-20
	SLT 15, 722
	SLT 12, 22
	SUB 0, -704
	JMZ -130, 0
	DJN -130, 8
	ADD 270, 1
	DAT #0, <-704
	SUB 0, -704
	SUB 0, -704
	CMP 700, 0
	SUB 80, -0
	SUB 80, -0
	SUB 80, -0
	DJN 12, 22
	SUB 270, 0
	SLT 270, 0
	ADD 100, 90
	ADD 100, 90
	ADD 100, 90
	DJN 0, <1
	DJN -1, @-20
	SLT 0, @2
	SUB 800, @1
	SUB 800, @1
	CMP 0, @1
	SLT 270, 0
	SPL 100, 90
	ADD 0, 900
	ADD 0, 900
	DJN -1, @-20
	DJN 12, 22
	DJN 12, 22
	DJN 12, 22
	DJN 12, 22
	SUB 100, 90
	SPL 700, 19
	MOV -1, <-20
	DJN 0, <2
	SUB 100, 90
	SPL 0, #2
	SPL 0, #2
	SPL 40, #2
	ADD 210, 60
	SUB 800, @1
	MOV -1, <-20
	MOV @117, <-20
