
*** Running vivado
    with args -log design_1_auto_cc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 348.598 ; gain = 80.281
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async' (4#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized0' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized0' (4#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized1' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized1' (4#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized2' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized2' (4#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' (6#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (7#1) [c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 468.523 ; gain = 200.207
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 468.523 ; gain = 200.207
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 712.754 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:32 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:33 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:33 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     5|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    20|
|6     |LUT6 |    15|
|7     |FDRE |   246|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:34 . Memory (MB): peak = 712.754 ; gain = 444.438
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 1133.102 ; gain = 872.422
