Source Block: hdl/library/common/up_tdd_cntrl.v@178:188@HdlIdDef

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_cntrl_xfer_done;

  wire    [ 7:0]  up_tdd_status_s;

  // decode block select


Diff Content:
- 183   wire            up_cntrl_xfer_done;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_tdd_cntrl.v@177:187
  reg     [23:0]  up_tdd_tx_dp_off_2 = 24'h0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_cntrl_xfer_done;

  wire    [ 7:0]  up_tdd_status_s;

  // decode block select

