# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build -DCOCOTB_SIM=1 --top-module c432 --vpi --public-flat-rw --prefix Vtop -o c432 -LDFLAGS -Wl,-rpath,/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -L/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -lcocotbvpi_verilator --trace -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC /home/magna/.local/lib/python3.8/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/magna/smartVerilog/Benchmark/ISCAS85/c432/c432.sv"
S      7053    56901  1733843040   484684099  1732715630   323699416 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/c432.sv"
T      5883   118523  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop.cpp"
T      4184    82985  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop.h"
T      2128   418671  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop.mk"
T       669    80634  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Dpi.cpp"
T       520    63406  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Dpi.h"
T     28600    57640  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Syms.cpp"
T      1289    57715  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Syms.h"
T       290   418666  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T     13928   418668  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Trace__0.cpp"
T     49802   418665  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__Trace__0__Slow.cpp"
T      9621   118564  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root.h"
T      1362   418663  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       838   418661  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     34692   418664  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     17099   418662  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       613   118928  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop___024root__Slow.cpp"
T       711   118560  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__pch.h"
T      1678   418672  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__ver.d"
T         0        0  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop__verFiles.dat"
T      1758   418669  1733915959   186398088  1733915959   186398088 "/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim_build/Vtop_classes.mk"
S  13999080    66269  1728912753   391585880  1728912753   391585880 "/usr/local/bin/verilator_bin"
S      4942    66325  1728912753   571585850  1728912753   571585850 "/usr/local/share/verilator/include/verilated_std.sv"
