3,37c3,1351
< 0xfffffffc
< 0x00000bad
< 0x00000001
< 0x00000000
< 0x00000000
< 0x00000001
< 0x0000eec5
< 0x0000aa80
< 0xfeedeec5
< 0x0000ffff
< 0x00005555
< 0x00010000
< 0xffffffde
< 0xffffffad
< 0xffffffed
< 0xdeadbeef
< 0xfeedeec5
< 0x000000de
< 0x000000ad
< 0x000000ed
< 0xaa0000ff
< 0xaa00aaff
< 0xbadc0de5
< 0xc0de5bad
< 0x00feedee
< 0xfffeedee
< 0xb9c9fcaa
< 0x4411e0e0
< 0x4411e0e0
< 0xbacc0cc5
< 0xfefdefe5
< 0x4431e320
< 0x0102101a
< 0x00000000
< 0x00000001
---
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000000| 0x14000094: BNE		$zero,		$zero,		0x00000254
> ALU (op=1) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000004| 0x2404fffc: ADDIU		$a0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000008| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xfffffffcALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000000c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000000c from 0x0000000c op 0x00000000
> Read MEM[0x0000000c] Stalled in cycle 17
> Read MEM[0x0000000c] = 0x00000000
> Presumptive RS read: 0x0000000c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000000c from 0x0000000c op 0x00000000
> Read MEM[0x0000000c] = 0x24040bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000000c| 0x24040bad: ADDIU		$a0,		$zero		0x00000bad
> ALU (op=0) computed 0x00000bad from 0x00000000 op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000010| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000badALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000014 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000014 from 0x00000014 op 0x00000000
> Read MEM[0x00000014] Stalled in cycle 28
> Read MEM[0x00000014] = 0x00000000
> Presumptive RS read: 0x00000014 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000014 from 0x00000014 op 0x00000000
> Read MEM[0x00000014] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000014| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000018| 0x29040bad: SLTI		$a0,		$t0		0x00000bad
> ALU (op=6) computed 0x00000001 from 0xfffffffc op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000001c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000001ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000020 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000020 from 0x00000020 op 0x00000000
> Read MEM[0x00000020] Stalled in cycle 41
> Read MEM[0x00000020] = 0x00000000
> Presumptive RS read: 0x00000020 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000020 from 0x00000020 op 0x00000000
> Read MEM[0x00000020] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000020| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000024| 0x29048000: SLTI		$a0,		$t0		0x00008000
> ALU (op=6) computed 0x00000000 from 0xfffffffc op 0xffff8000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000028| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000002c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000002c from 0x0000002c op 0x00000000
> Read MEM[0x0000002c] Stalled in cycle 54
> Read MEM[0x0000002c] = 0x00000000
> Presumptive RS read: 0x0000002c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000002c from 0x0000002c op 0x00000000
> Read MEM[0x0000002c] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000002c| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x00000030| 0x2d040bad: SLTIU		$a0,		$t0		0x00000bad
> ALU (op=7) computed 0x00000000 from 0xfffffffc op 0x00000bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000034| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000038 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000038 from 0x00000038 op 0x00000000
> Read MEM[0x00000038] Stalled in cycle 67
> Read MEM[0x00000038] = 0x00000000
> Presumptive RS read: 0x00000038 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000038 from 0x00000038 op 0x00000000
> Read MEM[0x00000038] = 0x2408fffc
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000038| 0x2408fffc: ADDIU		$t0,		$zero		0x0000fffc
> ALU (op=0) computed 0xfffffffc from 0x00000000 op 0xfffffffc
> Presumptive RS read: 0xfffffffc from register 0x00000008
> Decoding 0x0000003c| 0x2d04ffff: SLTIU		$a0,		$t0		0x0000ffff
> ALU (op=7) computed 0x00000001 from 0xfffffffc op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000040| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000001ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000044 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000044 from 0x00000044 op 0x00000000
> Read MEM[0x00000044] Stalled in cycle 80
> Read MEM[0x00000044] = 0x00000000
> Presumptive RS read: 0x00000044 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000044 from 0x00000044 op 0x00000000
> Read MEM[0x00000044] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000044| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000048| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000004c| 0x3104ffff: ANDI		$a0,		$t0		0x0000ffff
> ALU (op=2) computed 0xffffeec5 from 0xffffeec5 op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000050| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffeec5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000054 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000054 from 0x00000054 op 0x00000000
> Read MEM[0x00000054] Stalled in cycle 95
> Read MEM[0x00000054] = 0x00000000
> Presumptive RS read: 0x00000054 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000054 from 0x00000054 op 0x00000000
> Read MEM[0x00000054] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000054| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000058| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000005c| 0x3104aaaa: ANDI		$a0,		$t0		0x0000aaaa
> ALU (op=2) computed 0xffffaa80 from 0xffffeec5 op 0xffffaaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000060| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffaa80ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000064 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000064 from 0x00000064 op 0x00000000
> Read MEM[0x00000064] Stalled in cycle 110
> Read MEM[0x00000064] = 0x00000000
> Presumptive RS read: 0x00000064 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000064 from 0x00000064 op 0x00000000
> Read MEM[0x00000064] = 0x3c08feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000064| 0x3c08feed: LUI		$t0,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000008
> Decoding 0x00000068| 0x3504eec5: ORI		$a0,		$t0		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000006c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffeec5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000070 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000070 from 0x00000070 op 0x00000000
> Read MEM[0x00000070] Stalled in cycle 123
> Read MEM[0x00000070] = 0x00000000
> Presumptive RS read: 0x00000070 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000070 from 0x00000070 op 0x00000000
> Read MEM[0x00000070] = 0x3408aaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000070| 0x3408aaaa: ORI		$t0,		$zero		0x0000aaaa
> ALU (op=3) computed 0xffffaaaa from 0x00000000 op 0xffffaaaa
> Presumptive RS read: 0xffffaaaa from register 0x00000008
> Decoding 0x00000074| 0x35045555: ORI		$a0,		$t0		0x00005555
> ALU (op=3) computed 0xffffffff from 0xffffaaaa op 0x00005555
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000078| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffffffALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000007c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000007c from 0x0000007c op 0x00000000
> Read MEM[0x0000007c] Stalled in cycle 136
> Read MEM[0x0000007c] = 0x00000000
> Presumptive RS read: 0x0000007c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000007c from 0x0000007c op 0x00000000
> Read MEM[0x0000007c] = 0x3408aaaa
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000007c| 0x3408aaaa: ORI		$t0,		$zero		0x0000aaaa
> ALU (op=3) computed 0xffffaaaa from 0x00000000 op 0xffffaaaa
> Presumptive RS read: 0xffffaaaa from register 0x00000008
> Decoding 0x00000080| 0x3904ffff: XORI		$a0,		$t0		0x0000ffff
> ALU (op=5) computed 0x00005555 from 0xffffaaaa op 0xffffffff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000084| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00005555ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000088 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000088 from 0x00000088 op 0x00000000
> Read MEM[0x00000088] Stalled in cycle 149
> Read MEM[0x00000088] = 0x00000000
> Presumptive RS read: 0x00000088 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000088 from 0x00000088 op 0x00000000
> Read MEM[0x00000088] = 0x3c040001
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000088| 0x3c040001: LUI		$a0,		0x00000001
> ALU (op=11) computed 0x00010000 from 0x00000000 op 0x00000001
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000008c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00010000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000090 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000090 from 0x00000090 op 0x00000000
> Read MEM[0x00000090] Stalled in cycle 160
> Read MEM[0x00000090] = 0x00000000
> Presumptive RS read: 0x00000090 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000090 from 0x00000090 op 0x00000000
> Read MEM[0x00000090] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000090| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000094| 0x81040000: LB 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] Stalled in cycle 165
> Read MEM[0x00002000] = 0x00000000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000094| 0x81040000: LB 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0xffffffde
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000098| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000009c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000009c from 0x0000009c op 0x00000000
> Read MEM[0x0000009c] Stalled in cycle 174
> Read MEM[0x0000009c] = 0x00000000
> Presumptive RS read: 0x0000009c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000009c from 0x0000009c op 0x00000000
> Read MEM[0x0000009c] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000009c| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000a0| 0x81040001: LB 		$a0,		0x00000001	($t0)
> ALU (op=0) computed 0x00002001 from 0x00002000 op 0x00000001
> Read MEM[0x00002001] = 0xffffffad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000a4| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000a8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000a8 from 0x000000a8 op 0x00000000
> Read MEM[0x000000a8] Stalled in cycle 187
> Read MEM[0x000000a8] = 0x00000000
> Presumptive RS read: 0x000000a8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000a8 from 0x000000a8 op 0x00000000
> Read MEM[0x000000a8] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000a8| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000ac| 0x25080008: ADDIU		$t0,		$t0		0x00000008
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000b0| 0x8104fffd: LB 		$a0,		0x0000fffd	($t0)
> ALU (op=0) computed 0x00002005 from 0x00002008 op 0xfffffffd
> Read MEM[0x00002005] Stalled in cycle 194
> Read MEM[0x00002005] = 0x00000000
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000b0| 0x8104fffd: LB 		$a0,		0x0000fffd	($t0)
> ALU (op=0) computed 0x00002005 from 0x00002008 op 0xfffffffd
> Read MEM[0x00002005] = 0xffffffed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000b4| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000b8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000b8 from 0x000000b8 op 0x00000000
> Read MEM[0x000000b8] Stalled in cycle 203
> Read MEM[0x000000b8] = 0x00000000
> Presumptive RS read: 0x000000b8 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000b8 from 0x000000b8 op 0x00000000
> Read MEM[0x000000b8] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000b8| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000bc| 0x8d040000: LW 		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0xdeadbeef
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000c0| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000c4 from 0x000000c4 op 0x00000000
> Read MEM[0x000000c4] Stalled in cycle 216
> Read MEM[0x000000c4] = 0x00000000
> Presumptive RS read: 0x000000c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000c4 from 0x000000c4 op 0x00000000
> Read MEM[0x000000c4] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000c4| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000c8| 0x25080008: ADDIU		$t0,		$t0		0x00000008
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000cc| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002004 from 0x00002008 op 0xfffffffc
> Read MEM[0x00002004] = 0xfeedeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000d0| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000d4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000d4 from 0x000000d4 op 0x00000000
> Read MEM[0x000000d4] Stalled in cycle 231
> Read MEM[0x000000d4] = 0x00000000
> Presumptive RS read: 0x000000d4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000d4 from 0x000000d4 op 0x00000000
> Read MEM[0x000000d4] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000d4| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000d8| 0x91040000: LBU		$a0,		0x00000000	($t0)
> ALU (op=0) computed 0x00002000 from 0x00002000 op 0x00000000
> Read MEM[0x00002000] = 0x000000de
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000dc| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000e0 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000e0 from 0x000000e0 op 0x00000000
> Read MEM[0x000000e0] Stalled in cycle 244
> Read MEM[0x000000e0] = 0x00000000
> Presumptive RS read: 0x000000e0 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000e0 from 0x000000e0 op 0x00000000
> Read MEM[0x000000e0] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000e0| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000e4| 0x91040001: LBU		$a0,		0x00000001	($t0)
> ALU (op=0) computed 0x00002001 from 0x00002000 op 0x00000001
> Read MEM[0x00002001] = 0x000000ad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000e8| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000ec from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000ec from 0x000000ec op 0x00000000
> Read MEM[0x000000ec] Stalled in cycle 257
> Read MEM[0x000000ec] = 0x00000000
> Presumptive RS read: 0x000000ec from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000ec from 0x000000ec op 0x00000000
> Read MEM[0x000000ec] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000ec| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x000000f0| 0x25080008: ADDIU		$t0,		$t0		0x00000008
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002008 from register 0x00000008
> Decoding 0x000000f4| 0x9104fffd: LBU		$a0,		0x0000fffd	($t0)
> ALU (op=0) computed 0x00002005 from 0x00002008 op 0xfffffffd
> Read MEM[0x00002005] = 0x000000ed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000f8| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000000fc from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000fc from 0x000000fc op 0x00000000
> Read MEM[0x000000fc] Stalled in cycle 272
> Read MEM[0x000000fc] = 0x00000000
> Presumptive RS read: 0x000000fc from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000000fc from 0x000000fc op 0x00000000
> Read MEM[0x000000fc] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000000fc| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000100| 0x240900aa: ADDIU		$t1,		$zero		0x000000aa
> ALU (op=0) computed 0x000000aa from 0x00000000 op 0x000000aa
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000104| 0xa1090008: SB 		$t1,		0x00000008	($t0)
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000108| 0x8d040008: LW 		$a0,		0x00000008	($t0)
> ALU (op=0) computed 0x00002008 from 0x00002000 op 0x00000008
> Read MEM[0x00002008] = 0xaa0000ff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000010c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000110 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000110 from 0x00000110 op 0x00000000
> Read MEM[0x00000110] Stalled in cycle 289
> Read MEM[0x00000110] = 0x00000000
> Presumptive RS read: 0x00000110 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000110 from 0x00000110 op 0x00000000
> Read MEM[0x00000110] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000110| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000114| 0x240900aa: ADDIU		$t1,		$zero		0x000000aa
> ALU (op=0) computed 0x000000aa from 0x00000000 op 0x000000aa
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000118| 0x2508000c: ADDIU		$t0,		$t0		0x0000000c
> ALU (op=0) computed 0x0000200c from 0x00002000 op 0x0000000c
> Presumptive RS read: 0x0000200c from register 0x00000008
> Decoding 0x0000011c| 0xa109fffe: SB 		$t1,		0x0000fffe	($t0)
> ALU (op=0) computed 0x0000200a from 0x0000200c op 0xfffffffe
> Presumptive RS read: 0x0000200c from register 0x00000008
> Decoding 0x00000120| 0x8d04fffc: LW 		$a0,		0x0000fffc	($t0)
> ALU (op=0) computed 0x00002008 from 0x0000200c op 0xfffffffc
> Read MEM[0x00002008] = 0xaa00aaff
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000124| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000128 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000128 from 0x00000128 op 0x00000000
> Read MEM[0x00000128] Stalled in cycle 308
> Read MEM[0x00000128] = 0x00000000
> Presumptive RS read: 0x00000128 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000128 from 0x00000128 op 0x00000000
> Read MEM[0x00000128] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000128| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000012c| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000130| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000134| 0xad09000c: SW 		$t1,		0x0000000c	($t0)
> ALU (op=0) computed 0x0000200c from 0x00002000 op 0x0000000c
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000138| 0x8d04000c: LW 		$a0,		0x0000000c	($t0)
> ALU (op=0) computed 0x0000200c from 0x00002000 op 0x0000000c
> Read MEM[0x0000200c] = 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000013c| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000140 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000140 from 0x00000140 op 0x00000000
> Read MEM[0x00000140] Stalled in cycle 327
> Read MEM[0x00000140] = 0x00000000
> Presumptive RS read: 0x00000140 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000140 from 0x00000140 op 0x00000000
> Read MEM[0x00000140] = 0x20082000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000140| 0x20082000: ADDI		$t0,		$zero		0x00002000
> ALU (op=0) computed 0x00002000 from 0x00000000 op 0x00002000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000144| 0x3c01c0de: LUI		$at,		0x0000c0de
> ALU (op=11) computed 0xc0de0000 from 0x00000000 op 0xffffc0de
> Presumptive RS read: 0xc0de0000 from register 0x00000001
> Decoding 0x00000148| 0x34295bad: ORI		$t1,		$at		0x00005bad
> ALU (op=3) computed 0xc0de5bad from 0xc0de0000 op 0x00005bad
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x0000014c| 0x250a0014: ADDIU		$t2,		$t0		0x00000014
> ALU (op=0) computed 0x00002014 from 0x00002000 op 0x00000014
> Presumptive RS read: 0x00002014 from register 0x0000000a
> Decoding 0x00000150| 0xad49fffc: SW 		$t1,		0x0000fffc	($t2)
> ALU (op=0) computed 0x00002010 from 0x00002014 op 0xfffffffc
> Presumptive RS read: 0x00002000 from register 0x00000008
> Decoding 0x00000154| 0x8d040010: LW 		$a0,		0x00000010	($t0)
> ALU (op=0) computed 0x00002010 from 0x00002000 op 0x00000010
> Read MEM[0x00002010] = 0xc0de5bad
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000158| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00002018ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000015c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000015c from 0x0000015c op 0x00000000
> Read MEM[0x0000015c] Stalled in cycle 348
> Read MEM[0x0000015c] = 0x00000000
> Presumptive RS read: 0x0000015c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000015c from 0x0000015c op 0x00000000
> Read MEM[0x0000015c] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000015c| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000160| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000164| 0x00082202: SRL		$a0,		$t0,		0x08
> ALU (op=9) computed 0x00000000 from 0x00000000 op 0x00000008
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000168| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000016c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000016c from 0x0000016c op 0x00000000
> Read MEM[0x0000016c] Stalled in cycle 363
> Read MEM[0x0000016c] = 0x00000000
> Presumptive RS read: 0x0000016c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000016c from 0x0000016c op 0x00000000
> Read MEM[0x0000016c] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000016c| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000170| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000174| 0x00082203: SRA		$a0,		$t0,		0x08
> ALU (op=10) computed 0x00000000 from 0x00000000 op 0x00000008
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000178| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000017c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000017c from 0x0000017c op 0x00000000
> Read MEM[0x0000017c] Stalled in cycle 378
> Read MEM[0x0000017c] = 0x00000000
> Presumptive RS read: 0x0000017c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000017c from 0x0000017c op 0x00000000
> Read MEM[0x0000017c] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000017c| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000180| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000184| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000188| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000018c| 0x01092021: ADDU		$a0,		$t0,		$t1
> ALU (op=0) computed 0xbadbfcaa from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000190| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xbadbfcaaALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000194 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000194 from 0x00000194 op 0x00000000
> Read MEM[0x00000194] Stalled in cycle 397
> Read MEM[0x00000194] = 0x00000000
> Presumptive RS read: 0x00000194 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000194 from 0x00000194 op 0x00000000
> Read MEM[0x00000194] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000194| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000198| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000019c| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x000001a0| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x000001a4| 0x01092022: SUB		$a0,		$t0,		$t1
> ALU (op=1) computed 0x4523e0e0 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001a8| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x4523e0e0ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000001ac from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001ac from 0x000001ac op 0x00000000
> Read MEM[0x000001ac] Stalled in cycle 416
> Read MEM[0x000001ac] = 0x00000000
> Presumptive RS read: 0x000001ac from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001ac from 0x000001ac op 0x00000000
> Read MEM[0x000001ac] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001ac| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x000001b0| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001b4| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x000001b8| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x000001bc| 0x01092023: SUBU		$a0,		$t0,		$t1
> ALU (op=1) computed 0x4523e0e0 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001c0| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x4523e0e0ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000001c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001c4 from 0x000001c4 op 0x00000000
> Read MEM[0x000001c4] Stalled in cycle 435
> Read MEM[0x000001c4] = 0x00000000
> Presumptive RS read: 0x000001c4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001c4 from 0x000001c4 op 0x00000000
> Read MEM[0x000001c4] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001c4| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x000001c8| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001cc| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x000001d0| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x000001d4| 0x01092024: AND		$a0,		$t0,		$t1
> ALU (op=2) computed 0xbadc0cc5 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001d8| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xbadc0cc5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000001dc from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001dc from 0x000001dc op 0x00000000
> Read MEM[0x000001dc] Stalled in cycle 454
> Read MEM[0x000001dc] = 0x00000000
> Presumptive RS read: 0x000001dc from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001dc from 0x000001dc op 0x00000000
> Read MEM[0x000001dc] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001dc| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x000001e0| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001e4| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x000001e8| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x000001ec| 0x01092025: OR 		$a0,		$t0,		$t1
> ALU (op=3) computed 0xffffefe5 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001f0| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0xffffefe5ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x000001f4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001f4 from 0x000001f4 op 0x00000000
> Read MEM[0x000001f4] Stalled in cycle 473
> Read MEM[0x000001f4] = 0x00000000
> Presumptive RS read: 0x000001f4 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x000001f4 from 0x000001f4 op 0x00000000
> Read MEM[0x000001f4] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001f4| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x000001f8| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x000001fc| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000200| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x00000204| 0x01092026: XOR		$a0,		$t0,		$t1
> ALU (op=5) computed 0x4523e320 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000208| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x4523e320ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000020c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000020c from 0x0000020c op 0x00000000
> Read MEM[0x0000020c] Stalled in cycle 492
> Read MEM[0x0000020c] = 0x00000000
> Presumptive RS read: 0x0000020c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000020c from 0x0000020c op 0x00000000
> Read MEM[0x0000020c] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000020c| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000210| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000214| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000218| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x0000021c| 0x01092027: NOR		$a0,		$t0,		$t1
> ALU (op=4) computed 0x0000101a from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000220| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x0000101aALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000224 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000224 from 0x00000224 op 0x00000000
> Read MEM[0x00000224] Stalled in cycle 511
> Read MEM[0x00000224] = 0x00000000
> Presumptive RS read: 0x00000224 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000224 from 0x00000224 op 0x00000000
> Read MEM[0x00000224] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000224| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000228| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000022c| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000230| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xffffeec5 from register 0x00000008
> Decoding 0x00000234| 0x0109202b: SLTU		$a0,		$t0,		$t1
> ALU (op=7) computed 0x00000000 from 0xffffeec5 op 0xbadc0de5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000238| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000000ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x0000023c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000023c from 0x0000023c op 0x00000000
> Read MEM[0x0000023c] Stalled in cycle 530
> Read MEM[0x0000023c] = 0x00000000
> Presumptive RS read: 0x0000023c from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x0000023c from 0x0000023c op 0x00000000
> Read MEM[0x0000023c] = 0x3c01feed
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000023c| 0x3c01feed: LUI		$at,		0x0000feed
> ALU (op=11) computed 0xfeed0000 from 0x00000000 op 0xfffffeed
> Presumptive RS read: 0xfeed0000 from register 0x00000001
> Decoding 0x00000240| 0x3428eec5: ORI		$t0,		$at		0x0000eec5
> ALU (op=3) computed 0xffffeec5 from 0xfeed0000 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000244| 0x3c01badc: LUI		$at,		0x0000badc
> ALU (op=11) computed 0xbadc0000 from 0x00000000 op 0xffffbadc
> Presumptive RS read: 0xbadc0000 from register 0x00000001
> Decoding 0x00000248| 0x34290de5: ORI		$t1,		$at		0x00000de5
> ALU (op=3) computed 0xbadc0de5 from 0xbadc0000 op 0x00000de5
> Presumptive RS read: 0xbadc0de5 from register 0x00000009
> Decoding 0x0000024c| 0x0128202b: SLTU		$a0,		$t1,		$t0
> ALU (op=7) computed 0x00000001 from 0xbadc0de5 op 0xffffeec5
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000250| 0x0c000097: JAL		0x0000025c
> ALU (op=3) computed 0x00000097 from 0x00000000 op 0x00000097
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000025c| 0x20020022: ADDI		$v0,		$zero		0x00000022
> ALU (op=0) computed 0x00000022 from 0x00000000 op 0x00000022
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000260| 0x0000000c: SYSCALL
> 0x00000001ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000264| 0x20042018: ADDI		$a0,		$zero		0x00002018
> ALU (op=0) computed 0x00002018 from 0x00000000 op 0x00002018
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000268| 0x20020004: ADDI		$v0,		$zero		0x00000004
> ALU (op=0) computed 0x00000004 from 0x00000000 op 0x00000004
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x0000026c| 0x0000000c: SYSCALL
> 
> ALU (op=0) computed 0x00000000 from 0x00000000 op 0x00000000
> Presumptive RS read: 0x00000254 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000254 from 0x00000254 op 0x00000000
> Read MEM[0x00000254] Stalled in cycle 549
> Read MEM[0x00000254] = 0x00000000
> Presumptive RS read: 0x00000254 from register 0x0000001f
> Decoding 0x00000270| 0x03e00008: JR 		$ra
> ALU (op=3) computed 0x00000254 from 0x00000254 op 0x00000000
> Read MEM[0x00000254] = 0x2002000a
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000254| 0x2002000a: ADDI		$v0,		$zero		0x0000000a
> ALU (op=0) computed 0x0000000a from 0x00000000 op 0x0000000a
> Presumptive RS read: 0x00000000 from register 0x00000000
> Decoding 0x00000258| 0x0000000c: SYSCALL
40c1354
< Total Cycles: 520
---
> Total Cycles: 555
42c1356
< DMEM stall cycles: 2
---
> DMEM stall cycles: 37
48c1362
< 	Insts.Loads: 12
---
> 	Insts.Loads: -23
52c1366
< 	Insts.Control Ops: 71
---
> 	Insts.Control Ops: 106
