// Seed: 263519901
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_6 = 32'd10,
    parameter id_7 = 32'd80
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  output logic [7:0] id_1;
  supply1 _id_4 = -1'b0;
  assign id_1[id_4] = id_2[id_4==1];
  assign id_1[1] = id_2 * ~id_4 - 1;
  tri0 id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  wire _id_6;
  logic [-1 : "" &&  1] _id_7 = 1;
  logic id_8;
  assign id_8[id_6] = id_4;
  assign id_3 = id_8;
  real [id_7 : -1 'b0] id_9;
  ;
endmodule
