<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p652" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_652{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_652{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_652{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_652{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_652{left:124px;bottom:1038px;letter-spacing:0.08px;word-spacing:3.82px;}
#t6_652{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.35px;}
#t7_652{left:124px;bottom:989px;letter-spacing:0.13px;word-spacing:0.06px;}
#t8_652{left:124px;bottom:968px;letter-spacing:0.13px;word-spacing:0.2px;}
#t9_652{left:124px;bottom:947px;letter-spacing:0.12px;word-spacing:0.22px;}
#ta_652{left:124px;bottom:925px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tb_652{left:124px;bottom:898px;letter-spacing:0.14px;word-spacing:2.41px;}
#tc_652{left:124px;bottom:876px;letter-spacing:0.11px;word-spacing:-0.46px;}
#td_652{left:124px;bottom:855px;letter-spacing:0.13px;word-spacing:2.54px;}
#te_652{left:124px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_652{left:96px;bottom:806px;}
#tg_652{left:124px;bottom:806px;letter-spacing:0.09px;word-spacing:0.62px;}
#th_652{left:296px;bottom:806px;letter-spacing:0.14px;word-spacing:0.52px;}
#ti_652{left:124px;bottom:785px;letter-spacing:0.15px;word-spacing:-0.48px;}
#tj_652{left:124px;bottom:757px;letter-spacing:0.12px;word-spacing:-0.29px;}
#tk_652{left:124px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.33px;}
#tl_652{left:124px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.77px;}
#tm_652{left:124px;bottom:693px;letter-spacing:0.12px;word-spacing:-0.69px;}
#tn_652{left:124px;bottom:672px;letter-spacing:0.15px;word-spacing:4.78px;}
#to_652{left:124px;bottom:650px;letter-spacing:0.12px;}
#tp_652{left:124px;bottom:623px;letter-spacing:0.13px;word-spacing:0.38px;}
#tq_652{left:124px;bottom:601px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_652{left:96px;bottom:574px;}
#ts_652{left:124px;bottom:574px;letter-spacing:0.11px;word-spacing:1.97px;}
#tt_652{left:349px;bottom:574px;letter-spacing:0.15px;word-spacing:1.98px;}
#tu_652{left:124px;bottom:552px;letter-spacing:0.14px;word-spacing:0.84px;}
#tv_652{left:124px;bottom:531px;letter-spacing:0.14px;word-spacing:2.43px;}
#tw_652{left:124px;bottom:510px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tx_652{left:96px;bottom:482px;}
#ty_652{left:124px;bottom:482px;letter-spacing:0.04px;word-spacing:1.57px;}
#tz_652{left:268px;bottom:482px;letter-spacing:0.13px;word-spacing:1.45px;}
#t10_652{left:124px;bottom:461px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t11_652{left:124px;bottom:433px;letter-spacing:0.12px;word-spacing:1.96px;}
#t12_652{left:124px;bottom:412px;letter-spacing:0.13px;word-spacing:3.34px;}
#t13_652{left:124px;bottom:390px;letter-spacing:0.1px;word-spacing:-0.49px;}
#t14_652{left:124px;bottom:363px;letter-spacing:0.14px;word-spacing:0.13px;}
#t15_652{left:124px;bottom:342px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t16_652{left:96px;bottom:314px;}
#t17_652{left:124px;bottom:314px;letter-spacing:0.03px;word-spacing:1.68px;}
#t18_652{left:265px;bottom:314px;letter-spacing:0.14px;word-spacing:1.6px;}
#t19_652{left:124px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1a_652{left:124px;bottom:265px;letter-spacing:0.11px;word-spacing:0.39px;}
#t1b_652{left:124px;bottom:244px;letter-spacing:0.11px;word-spacing:0.35px;}
#t1c_652{left:124px;bottom:222px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t1d_652{left:96px;bottom:195px;}
#t1e_652{left:124px;bottom:195px;letter-spacing:0.06px;}
#t1f_652{left:241px;bottom:195px;letter-spacing:0.14px;word-spacing:-0.14px;}
#t1g_652{left:124px;bottom:173px;letter-spacing:0.13px;word-spacing:-0.24px;}
#t1h_652{left:124px;bottom:152px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1i_652{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_652{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_652{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_652{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_652{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_652{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_652{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts652" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg652Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg652" style="-webkit-user-select: none;"><object width="935" height="1210" data="652/652.svg" type="image/svg+xml" id="pdf652" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_652" class="t s1_652">197 </span><span id="t2_652" class="t s2_652">Memory System </span>
<span id="t3_652" class="t s1_652">AMD64 Technology </span><span id="t4_652" class="t s1_652">24593—Rev. 3.41—June 2023 </span>
<span id="t5_652" class="t s3_652">(see “Combined Effect of MTRRs and PAT” on page 229 and “Combining Memory Types, </span>
<span id="t6_652" class="t s3_652">MTRRs” on page 552 for details). </span>
<span id="t7_652" class="t s3_652">For the L1 data cache and the L2 cache, reads from, and writes to, CD memory that hit the cache, </span>
<span id="t8_652" class="t s3_652">or any other caches in the system, cause the cache line(s) to be invalidated before accessing main </span>
<span id="t9_652" class="t s3_652">memory. If a cache line is in the modified state, the line is written to main memory prior to being </span>
<span id="ta_652" class="t s3_652">invalidated. The access is allowed to proceed after any invalidations are complete. </span>
<span id="tb_652" class="t s3_652">For the L1 instruction cache, instruction fetches from CD memory that hit the cache read the </span>
<span id="tc_652" class="t s3_652">cached instructions rather than access main memory. Instruction fetches that miss the cache access </span>
<span id="td_652" class="t s3_652">main memory and do not cause cache-line replacement. Writes to CD memory that hit in the </span>
<span id="te_652" class="t s3_652">instruction cache cause the line to be invalidated. </span>
<span id="tf_652" class="t s4_652">• </span><span id="tg_652" class="t s5_652">Write-Combining (WC)</span><span id="th_652" class="t s3_652">—Reads from, and writes to, WC memory are not cacheable. Reads from </span>
<span id="ti_652" class="t s3_652">WC memory can be speculative. </span>
<span id="tj_652" class="t s3_652">Writes to this memory type can be combined internally by the processor and written to memory as </span>
<span id="tk_652" class="t s3_652">a single write operation to reduce memory accesses. For example, four word writes to consecutive </span>
<span id="tl_652" class="t s3_652">addresses can be combined by the processor into a single quadword write, resulting in one memory </span>
<span id="tm_652" class="t s3_652">access instead of four. Reads from this memory can also be combined internally by the processor if </span>
<span id="tn_652" class="t s3_652">they are to the same cache line. WC reads are not combined across serializing or barrier </span>
<span id="to_652" class="t s3_652">instructions. </span>
<span id="tp_652" class="t s3_652">The WC memory type is useful for graphics-display memory buffers where the order of writes is </span>
<span id="tq_652" class="t s3_652">not important. </span>
<span id="tr_652" class="t s4_652">• </span><span id="ts_652" class="t s5_652">Write-Combining Plus (WC+)</span><span id="tt_652" class="t s3_652">—WC+ is an uncacheable memory type, and combines writes in </span>
<span id="tu_652" class="t s3_652">write-combining buffers like WC. Unlike WC (but like the CD memory type), accesses to WC+ </span>
<span id="tv_652" class="t s3_652">memory probe the caches on all processors (including the caches of the processor issuing the </span>
<span id="tw_652" class="t s3_652">request) to maintain coherency. This ensures that cacheable writes are observed by WC+ accesses. </span>
<span id="tx_652" class="t s4_652">• </span><span id="ty_652" class="t s5_652">Write-Protect (WP)</span><span id="tz_652" class="t s3_652">—Reads from WP memory are cacheable and allocate cache lines on a read </span>
<span id="t10_652" class="t s3_652">miss. Reads from WP memory can be speculative. </span>
<span id="t11_652" class="t s3_652">Writes to WP memory that hit in the cache do not update the cache. Instead, all writes update </span>
<span id="t12_652" class="t s3_652">memory (write to memory), and writes that hit in the cache invalidate the cache line. Write </span>
<span id="t13_652" class="t s3_652">buffering of WP memory is allowed. </span>
<span id="t14_652" class="t s3_652">The WP memory type is useful for shadowed-ROM memory where updates must be immediately </span>
<span id="t15_652" class="t s3_652">visible to all devices that read the shadow locations. </span>
<span id="t16_652" class="t s4_652">• </span><span id="t17_652" class="t s5_652">Writethrough (WT)</span><span id="t18_652" class="t s3_652">—Reads from WT memory are cacheable and allocate cache lines on a read </span>
<span id="t19_652" class="t s3_652">miss. Reads from WT memory can be speculative. </span>
<span id="t1a_652" class="t s3_652">All writes to WT memory update main memory, and writes that hit in the cache update the cache </span>
<span id="t1b_652" class="t s3_652">line (cache lines remain in the same state after a write that hits a cache line). Writes that miss the </span>
<span id="t1c_652" class="t s3_652">cache do not allocate a cache line. Write buffering of WT memory is allowed. </span>
<span id="t1d_652" class="t s4_652">• </span><span id="t1e_652" class="t s5_652">Writeback (WB)</span><span id="t1f_652" class="t s3_652">—Reads from WB memory are cacheable and allocate cache lines on a read miss. </span>
<span id="t1g_652" class="t s3_652">Cache lines can be allocated in the shared, exclusive, or modified states. Reads from WB memory </span>
<span id="t1h_652" class="t s3_652">can be speculative. </span>
<span id="t1i_652" class="t s6_652">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
