Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  4 21:34:36 2023
| Host         : Sophia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mcs_top_complete_timing_summary_routed.rpt -pb mcs_top_complete_timing_summary_routed.pb -rpx mcs_top_complete_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top_complete
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2369 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.241        0.000                      0                 9991        0.030        0.000                      0                 9991        3.000        0.000                       0                  2377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100M_mmcm_fpro    {0.000 5.000}      10.000          100.000         
  clk_25M_mmcm_fpro     {0.000 20.000}     40.000          25.000          
  clkfbout_mmcm_fpro    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_100M_mmcm_fpro_1  {0.000 5.000}      10.000          100.000         
  clk_25M_mmcm_fpro_1   {0.000 20.000}     40.000          25.000          
  clkfbout_mmcm_fpro_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100M_mmcm_fpro          0.241        0.000                      0                 9930        0.104        0.000                      0                 9930        3.750        0.000                       0                  2333  
  clk_25M_mmcm_fpro          34.836        0.000                      0                   61        0.174        0.000                      0                   61       19.500        0.000                       0                    40  
  clkfbout_mmcm_fpro                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100M_mmcm_fpro_1        0.242        0.000                      0                 9930        0.104        0.000                      0                 9930        3.750        0.000                       0                  2333  
  clk_25M_mmcm_fpro_1        34.840        0.000                      0                   61        0.174        0.000                      0                   61       19.500        0.000                       0                    40  
  clkfbout_mmcm_fpro_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_mmcm_fpro_1  clk_100M_mmcm_fpro          0.241        0.000                      0                 9930        0.030        0.000                      0                 9930  
clk_25M_mmcm_fpro_1   clk_25M_mmcm_fpro          34.836        0.000                      0                   61        0.080        0.000                      0                   61  
clk_100M_mmcm_fpro    clk_100M_mmcm_fpro_1        0.241        0.000                      0                 9930        0.030        0.000                      0                 9930  
clk_25M_mmcm_fpro     clk_25M_mmcm_fpro_1        34.836        0.000                      0                   61        0.080        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro
  To Clock:  clk_100M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.518ns (5.513%)  route 8.878ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.878     8.459    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/IO_write_data[3]
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.555     8.534    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/clk_100M
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.015    
                         clock uncertainty           -0.074     8.940    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.699    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 0.456ns (4.921%)  route 8.811ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.811     8.345    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.715     8.695    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.480     9.175    
                         clock uncertainty           -0.074     9.101    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.586    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.518ns (5.535%)  route 8.841ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.841     8.422    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_write_data[3]
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.557     8.536    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.701    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.456ns (4.941%)  route 8.772ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.772     8.306    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.717     8.697    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.480     9.177    
                         clock uncertainty           -0.074     9.103    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 0.456ns (4.920%)  route 8.812ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.812     8.346    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.640    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 0.518ns (5.567%)  route 8.787ns (94.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.787     8.368    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/IO_write_data[3]
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.547     8.526    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/clk_100M
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.007    
                         clock uncertainty           -0.074     8.932    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.691    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 0.456ns (4.790%)  route 9.063ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.602    -0.938    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X61Y130        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/Q
                         net (fo=67, routed)          9.063     8.581    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.914    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 0.456ns (5.000%)  route 8.664ns (95.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.664     8.199    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.718     8.698    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.480     9.178    
                         clock uncertainty           -0.074     9.104    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.538    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 8.693 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.677     8.211    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.713     8.693    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.480     9.173    
                         clock uncertainty           -0.074     9.099    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.584    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.677     8.212    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.589    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=9, routed)           0.122    -0.339    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/D
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.842    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/WCLK
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.255    -0.587    
    SLICE_X42Y142        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.443    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X43Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=5, routed)           0.122    -0.342    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/DIC
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.827    -0.845    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/WCLK
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X42Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.448    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X40Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=9, routed)           0.125    -0.339    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/D
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/WCLK
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.446    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.134    -0.327    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/DIC
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.841    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/WCLK
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y144        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.442    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.549    -0.615    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y125        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/Q
                         net (fo=3, routed)           0.065    -0.409    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[15]
    SLICE_X38Y125        LUT5 (Prop_lut5_I1_O)        0.045    -0.364 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1_n_0
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.818    -0.855    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.121    -0.481    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.550    -0.614    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y126        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/Q
                         net (fo=3, routed)           0.066    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[22]
    SLICE_X38Y126        LUT5 (Prop_lut5_I1_O)        0.045    -0.362 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1_n_0
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.819    -0.854    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.121    -0.480    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.076    -0.529    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.075    -0.530    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.251    -0.592    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.283    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.251    -0.592    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.283    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mmcm_fpro
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y50      mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y19     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y31     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y26     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y22     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y9      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro
  To Clock:  clk_25M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack       34.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.836ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.006ns (21.695%)  route 3.631ns (78.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.681    -0.859    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      0.882     0.023 f  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=2, routed)           2.082     2.105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/DO[0]
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.124     2.229 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=1, routed)           1.549     3.778    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.555    38.534    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.601    39.136    
                         clock uncertainty           -0.095    39.041    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    38.614    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 34.836    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.714ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.903ns (24.826%)  route 2.734ns (75.174%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.335     2.732    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 35.714    

Slack (MET) :             35.765ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.903ns (25.227%)  route 2.677ns (74.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.122     1.838    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     1.962 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.712     2.674    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg0
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/C
                         clock pessimism              0.559    39.057    
                         clock uncertainty           -0.095    38.963    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    38.439    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 35.765    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.027ns (25.619%)  route 2.982ns (74.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.263     1.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124     2.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.877     2.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.575    39.069    
                         clock uncertainty           -0.095    38.975    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.029    39.004    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.018ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.940ns (25.838%)  route 2.698ns (74.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.818     1.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     2.048 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[10]_i_1__0/O
                         net (fo=11, routed)          0.688     2.735    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg1
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.559    39.053    
                         clock uncertainty           -0.095    38.959    
    SLICE_X43Y92         FDCE (Setup_fdce_C_CE)      -0.205    38.754    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 36.018    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.940ns (28.167%)  route 2.397ns (71.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.590     1.488    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     1.820 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.615     2.435    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg0
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
                         clock pessimism              0.576    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.524    38.456    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.903ns (26.648%)  route 2.486ns (73.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.087     2.483    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.517    38.497    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.095    38.962    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    38.533    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 36.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=6, routed)           0.121    -0.335    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.120    -0.464    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.818%)  route 0.109ns (34.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.325    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.091    -0.493    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.188%)  route 0.154ns (44.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT4 (Prop_lut4_I0_O)        0.049    -0.253 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[3]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.490    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.965%)  route 0.165ns (47.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.292    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[9]
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.838    -0.835    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X40Y89         FDCE (Hold_fdce_C_D)         0.091    -0.491    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.292%)  route 0.199ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.199    -0.258    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[5]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.120    -0.461    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092    -0.505    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.796%)  route 0.203ns (52.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.203    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[8]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.121    -0.460    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.278    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.042    -0.236 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.490    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.668%)  route 0.204ns (52.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[2]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.120    -0.461    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.208    -0.248    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.121    -0.460    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_mmcm_fpro
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X0Y32     video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_mmcm_unit/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y94     video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_fpro
  To Clock:  clkfbout_mmcm_fpro

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_fpro
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_mmcm_unit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro_1
  To Clock:  clk_100M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.518ns (5.513%)  route 8.878ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.878     8.459    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/IO_write_data[3]
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.555     8.534    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/clk_100M
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.015    
                         clock uncertainty           -0.074     8.941    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.700    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 0.456ns (4.921%)  route 8.811ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.811     8.345    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.715     8.695    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.480     9.175    
                         clock uncertainty           -0.074     9.102    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.587    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.518ns (5.535%)  route 8.841ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.841     8.422    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_write_data[3]
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.557     8.536    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.943    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.702    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.456ns (4.941%)  route 8.772ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.772     8.306    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.717     8.697    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.480     9.177    
                         clock uncertainty           -0.074     9.104    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.589    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 0.456ns (4.920%)  route 8.812ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.812     8.346    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.156    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.641    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 0.518ns (5.567%)  route 8.787ns (94.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.787     8.368    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/IO_write_data[3]
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.547     8.526    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/clk_100M
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.692    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 0.456ns (4.790%)  route 9.063ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.602    -0.938    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X61Y130        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/Q
                         net (fo=67, routed)          9.063     8.581    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.156    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.915    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 0.456ns (5.000%)  route 8.664ns (95.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.664     8.199    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.718     8.698    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.480     9.178    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 8.693 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.677     8.211    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.713     8.693    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.480     9.173    
                         clock uncertainty           -0.074     9.100    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.585    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.677     8.212    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.156    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.590    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=9, routed)           0.122    -0.339    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/D
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.842    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/WCLK
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.255    -0.587    
    SLICE_X42Y142        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.443    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X43Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=5, routed)           0.122    -0.342    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/DIC
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.827    -0.845    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/WCLK
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X42Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.448    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X40Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=9, routed)           0.125    -0.339    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/D
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/WCLK
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X38Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.446    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.134    -0.327    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/DIC
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.841    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/WCLK
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/CLK
                         clock pessimism              0.255    -0.586    
    SLICE_X42Y144        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.442    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.549    -0.615    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y125        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/Q
                         net (fo=3, routed)           0.065    -0.409    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[15]
    SLICE_X38Y125        LUT5 (Prop_lut5_I1_O)        0.045    -0.364 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1_n_0
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.818    -0.855    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.121    -0.481    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.550    -0.614    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y126        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/Q
                         net (fo=3, routed)           0.066    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[22]
    SLICE_X38Y126        LUT5 (Prop_lut5_I1_O)        0.045    -0.362 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1_n_0
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.819    -0.854    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.121    -0.480    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.076    -0.529    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.075    -0.530    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.251    -0.592    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.283    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.251    -0.592    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.283    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mmcm_fpro_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y50      mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y19     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y31     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y26     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y22     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y9      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y129    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro_1
  To Clock:  clk_25M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack       34.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.840ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.006ns (21.695%)  route 3.631ns (78.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.681    -0.859    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      0.882     0.023 f  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=2, routed)           2.082     2.105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/DO[0]
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.124     2.229 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=1, routed)           1.549     3.778    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.555    38.534    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.601    39.136    
                         clock uncertainty           -0.091    39.045    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    38.618    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 34.840    

Slack (MET) :             35.644ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.091    38.973    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.449    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.644    

Slack (MET) :             35.644ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.091    38.973    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.449    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.644    

Slack (MET) :             35.644ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.091    38.973    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.449    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.644    

Slack (MET) :             35.718ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.903ns (24.826%)  route 2.734ns (75.174%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.335     2.732    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.091    38.973    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    38.449    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 35.718    

Slack (MET) :             35.768ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.903ns (25.227%)  route 2.677ns (74.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.122     1.838    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     1.962 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.712     2.674    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg0
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/C
                         clock pessimism              0.559    39.057    
                         clock uncertainty           -0.091    38.966    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    38.442    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 35.768    

Slack (MET) :             35.904ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.027ns (25.619%)  route 2.982ns (74.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.263     1.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124     2.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.877     2.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.575    39.069    
                         clock uncertainty           -0.091    38.978    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.029    39.007    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 35.904    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.940ns (25.838%)  route 2.698ns (74.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.818     1.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     2.048 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[10]_i_1__0/O
                         net (fo=11, routed)          0.688     2.735    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg1
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.559    39.053    
                         clock uncertainty           -0.091    38.962    
    SLICE_X43Y92         FDCE (Setup_fdce_C_CE)      -0.205    38.757    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.940ns (28.167%)  route 2.397ns (71.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.590     1.488    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     1.820 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.615     2.435    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg0
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
                         clock pessimism              0.576    39.074    
                         clock uncertainty           -0.091    38.983    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.524    38.459    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.053ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.903ns (26.648%)  route 2.486ns (73.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.087     2.483    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.517    38.497    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.091    38.965    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    38.536    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 36.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=6, routed)           0.121    -0.335    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.120    -0.464    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.818%)  route 0.109ns (34.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.325    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.091    -0.493    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.188%)  route 0.154ns (44.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT4 (Prop_lut4_I0_O)        0.049    -0.253 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[3]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.490    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.965%)  route 0.165ns (47.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.292    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[9]
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.838    -0.835    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X40Y89         FDCE (Hold_fdce_C_D)         0.091    -0.491    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.292%)  route 0.199ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.199    -0.258    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[5]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.120    -0.461    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092    -0.505    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.796%)  route 0.203ns (52.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.203    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[8]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.121    -0.460    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.278    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.042    -0.236 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.490    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.668%)  route 0.204ns (52.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[2]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.120    -0.461    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.208    -0.248    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.121    -0.460    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_mmcm_fpro_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X0Y32     video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_mmcm_unit/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y94     video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y91     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y90     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y89     video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_fpro_1
  To Clock:  clkfbout_mmcm_fpro_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_fpro_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_mmcm_unit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro_1
  To Clock:  clk_100M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.518ns (5.513%)  route 8.878ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.878     8.459    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/IO_write_data[3]
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.555     8.534    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/clk_100M
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.015    
                         clock uncertainty           -0.074     8.940    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.699    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 0.456ns (4.921%)  route 8.811ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.811     8.345    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.715     8.695    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.480     9.175    
                         clock uncertainty           -0.074     9.101    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.586    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.518ns (5.535%)  route 8.841ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.841     8.422    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_write_data[3]
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.557     8.536    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.701    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.456ns (4.941%)  route 8.772ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.772     8.306    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.717     8.697    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.480     9.177    
                         clock uncertainty           -0.074     9.103    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 0.456ns (4.920%)  route 8.812ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.812     8.346    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.640    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 0.518ns (5.567%)  route 8.787ns (94.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.787     8.368    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/IO_write_data[3]
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.547     8.526    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/clk_100M
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.007    
                         clock uncertainty           -0.074     8.932    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.691    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 0.456ns (4.790%)  route 9.063ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.602    -0.938    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X61Y130        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/Q
                         net (fo=67, routed)          9.063     8.581    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.914    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 0.456ns (5.000%)  route 8.664ns (95.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.664     8.199    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.718     8.698    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.480     9.178    
                         clock uncertainty           -0.074     9.104    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.538    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 8.693 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.677     8.211    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.713     8.693    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.480     9.173    
                         clock uncertainty           -0.074     9.099    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.584    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.677     8.212    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.589    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=9, routed)           0.122    -0.339    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/D
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.842    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/WCLK
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.255    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X42Y142        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.369    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X43Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=5, routed)           0.122    -0.342    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/DIC
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.827    -0.845    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/WCLK
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X42Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.374    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X40Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=9, routed)           0.125    -0.339    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/D
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/WCLK
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X38Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.372    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.134    -0.327    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/DIC
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.841    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/WCLK
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X42Y144        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.368    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.549    -0.615    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y125        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/Q
                         net (fo=3, routed)           0.065    -0.409    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[15]
    SLICE_X38Y125        LUT5 (Prop_lut5_I1_O)        0.045    -0.364 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1_n_0
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.818    -0.855    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.121    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.550    -0.614    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y126        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/Q
                         net (fo=3, routed)           0.066    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[22]
    SLICE_X38Y126        LUT5 (Prop_lut5_I1_O)        0.045    -0.362 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1_n_0
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.819    -0.854    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.121    -0.406    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.076    -0.455    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.075    -0.456    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.209    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.209    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro_1
  To Clock:  clk_25M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack       34.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.836ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.006ns (21.695%)  route 3.631ns (78.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.681    -0.859    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      0.882     0.023 f  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=2, routed)           2.082     2.105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/DO[0]
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.124     2.229 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=1, routed)           1.549     3.778    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.555    38.534    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.601    39.136    
                         clock uncertainty           -0.095    39.041    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    38.614    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 34.836    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.714ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.903ns (24.826%)  route 2.734ns (75.174%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.335     2.732    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 35.714    

Slack (MET) :             35.765ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.903ns (25.227%)  route 2.677ns (74.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.122     1.838    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     1.962 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.712     2.674    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg0
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/C
                         clock pessimism              0.559    39.057    
                         clock uncertainty           -0.095    38.963    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    38.439    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 35.765    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.027ns (25.619%)  route 2.982ns (74.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.263     1.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124     2.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.877     2.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.575    39.069    
                         clock uncertainty           -0.095    38.975    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.029    39.004    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.018ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.940ns (25.838%)  route 2.698ns (74.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.818     1.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     2.048 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[10]_i_1__0/O
                         net (fo=11, routed)          0.688     2.735    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg1
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.559    39.053    
                         clock uncertainty           -0.095    38.959    
    SLICE_X43Y92         FDCE (Setup_fdce_C_CE)      -0.205    38.754    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 36.018    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.940ns (28.167%)  route 2.397ns (71.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.590     1.488    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     1.820 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.615     2.435    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg0
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
                         clock pessimism              0.576    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.524    38.456    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.903ns (26.648%)  route 2.486ns (73.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.087     2.483    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.517    38.497    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.095    38.962    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    38.533    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 36.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=6, routed)           0.121    -0.335    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.120    -0.370    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.818%)  route 0.109ns (34.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.325    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.091    -0.399    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.188%)  route 0.154ns (44.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT4 (Prop_lut4_I0_O)        0.049    -0.253 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[3]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.396    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.965%)  route 0.165ns (47.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.292    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[9]
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.838    -0.835    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X40Y89         FDCE (Hold_fdce_C_D)         0.091    -0.397    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.292%)  route 0.199ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.199    -0.258    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[5]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.120    -0.367    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092    -0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.796%)  route 0.203ns (52.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.203    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[8]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.121    -0.366    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.278    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.042    -0.236 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.396    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.668%)  route 0.204ns (52.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[2]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.120    -0.367    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.208    -0.248    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.121    -0.366    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro
  To Clock:  clk_100M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 0.518ns (5.513%)  route 8.878ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.878     8.459    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/IO_write_data[3]
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.555     8.534    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/clk_100M
    RAMB18_X0Y30         RAMB18E1                                     r  video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.015    
                         clock uncertainty           -0.074     8.940    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.699    video_sys_unit/v1_mouse_unit/mouse_src_unit/ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 0.456ns (4.921%)  route 8.811ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.811     8.345    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.715     8.695    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y7          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.480     9.175    
                         clock uncertainty           -0.074     9.101    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.586    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.518ns (5.535%)  route 8.841ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.841     8.422    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_write_data[3]
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.557     8.536    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X0Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.480     9.017    
                         clock uncertainty           -0.074     8.942    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.701    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.456ns (4.941%)  route 8.772ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.772     8.306    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.717     8.697    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.480     9.177    
                         clock uncertainty           -0.074     9.103    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 0.456ns (4.920%)  route 8.812ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.812     8.346    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.640    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 0.518ns (5.567%)  route 8.787ns (94.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.603    -0.937    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X58Y131        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[3]/Q
                         net (fo=54, routed)          8.787     8.368    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/IO_write_data[3]
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.547     8.526    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/clk_100M
    RAMB36_X1Y16         RAMB36E1                                     r  video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg/CLKARDCLK
                         clock pessimism              0.480     9.007    
                         clock uncertainty           -0.074     8.932    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241     8.691    video_sys_unit/v2_osd_unit/osd_src_unit/text_ram_unit/ram_reg
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 0.456ns (4.790%)  route 9.063ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.602    -0.938    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X61Y130        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/Q
                         net (fo=67, routed)          9.063     8.581    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.914    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 0.456ns (5.000%)  route 8.664ns (95.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.664     8.199    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.718     8.698    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.480     9.178    
                         clock uncertainty           -0.074     9.104    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.538    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 8.693 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y107        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=108, routed)         8.677     8.211    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[15]
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.713     8.693    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X1Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.480     9.173    
                         clock uncertainty           -0.074     9.099    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.584    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.456ns (4.993%)  route 8.677ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 8.749 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.619    -0.921    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=211, routed)         8.677     8.212    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        1.769     8.749    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y0          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.229    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.589    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[6]/Q
                         net (fo=9, routed)           0.122    -0.339    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/D
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.842    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/WCLK
    SLICE_X42Y142        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.255    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X42Y142        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.369    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X43Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=5, routed)           0.122    -0.342    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/DIC
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.827    -0.845    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/WCLK
    SLICE_X42Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X42Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.374    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.979%)  route 0.125ns (47.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_100M
    SLICE_X40Y137        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=9, routed)           0.125    -0.339    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/D
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/WCLK
    SLICE_X38Y137        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X38Y137        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.372    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.562    -0.602    mmio_unit/uart_slot1/uart_unit/uart_rx_unit/clk_100M
    SLICE_X43Y143        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.134    -0.327    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/DIC
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.831    -0.841    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/WCLK
    SLICE_X42Y144        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC/CLK
                         clock pessimism              0.255    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X42Y144        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.368    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.549    -0.615    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y125        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mmio_unit/adsr_slot13/sus_level_reg_reg[15]/Q
                         net (fo=3, routed)           0.065    -0.409    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[15]
    SLICE_X38Y125        LUT5 (Prop_lut5_I1_O)        0.045    -0.364 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/adsr_slot13/adsr_unit/a_reg[15]_i_1_n_0
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.818    -0.855    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y125        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.121    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.550    -0.614    mmio_unit/adsr_slot13/clk_100M
    SLICE_X39Y126        FDCE                                         r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mmio_unit/adsr_slot13/sus_level_reg_reg[22]/Q
                         net (fo=3, routed)           0.066    -0.407    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[31]_0[22]
    SLICE_X38Y126        LUT5 (Prop_lut5_I1_O)        0.045    -0.362 r  mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    mmio_unit/adsr_slot13/adsr_unit/a_reg[22]_i_1_n_0
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.819    -0.854    mmio_unit/adsr_slot13/adsr_unit/clk_100M
    SLICE_X38Y126        FDCE                                         r  mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.121    -0.406    mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.076    -0.455    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.408    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X59Y141        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X59Y141        FDRE (Hold_fdre_C_D)         0.075    -0.456    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.209    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.304%)  route 0.309ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.559    -0.605    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/clk_100M
    SLICE_X47Y141        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.309    -0.155    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/ADDRD1
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2331, routed)        0.830    -0.843    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X46Y141        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X46Y141        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.209    mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro
  To Clock:  clk_25M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack       34.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.836ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.006ns (21.695%)  route 3.631ns (78.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.681    -0.859    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      0.882     0.023 f  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DO[0]
                         net (fo=2, routed)           2.082     2.105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/DO[0]
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.124     2.229 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=1, routed)           1.549     3.778    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.555    38.534    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_25M
    RAMB18_X0Y32         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.601    39.136    
                         clock uncertainty           -0.095    39.041    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    38.614    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 34.836    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.903ns (24.332%)  route 2.808ns (75.668%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.409     2.805    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y90         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             35.714ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.903ns (24.826%)  route 2.734ns (75.174%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.335     2.732    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.525    38.505    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X10Y89         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.559    39.064    
                         clock uncertainty           -0.095    38.970    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.524    38.446    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 35.714    

Slack (MET) :             35.765ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.903ns (25.227%)  route 2.677ns (74.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.122     1.838    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     1.962 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.712     2.674    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg0
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y93         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg/C
                         clock pessimism              0.559    39.057    
                         clock uncertainty           -0.095    38.963    
    SLICE_X38Y93         FDRE (Setup_fdre_C_R)       -0.524    38.439    video_sys_unit/v0_vga_sync_unit/sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 35.765    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.027ns (25.619%)  route 2.982ns (74.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           1.263     1.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I1_O)        0.124     2.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.877     2.979    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     3.103 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.575    39.069    
                         clock uncertainty           -0.095    38.975    
    SLICE_X43Y92         FDCE (Setup_fdce_C_D)        0.029    39.004    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.018ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.940ns (25.838%)  route 2.698ns (74.162%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.818     1.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     2.048 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[10]_i_1__0/O
                         net (fo=11, routed)          0.688     2.735    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg1
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.514    38.494    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.559    39.053    
                         clock uncertainty           -0.095    38.959    
    SLICE_X43Y92         FDCE (Setup_fdce_C_CE)      -0.205    38.754    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 36.018    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.940ns (28.167%)  route 2.397ns (71.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.637    -0.903    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           1.192     0.746    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X39Y91         LUT2 (Prop_lut2_I0_O)        0.152     0.898 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0/O
                         net (fo=4, routed)           0.590     1.488    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_2__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I1_O)        0.332     1.820 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.615     2.435    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg0
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.518    38.498    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X38Y94         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
                         clock pessimism              0.576    39.074    
                         clock uncertainty           -0.095    38.980    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.524    38.456    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.903ns (26.648%)  route 2.486ns (73.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.634    -0.906    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.428 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.843     0.415    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X41Y91         LUT4 (Prop_lut4_I3_O)        0.301     0.716 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14/O
                         net (fo=5, routed)           0.556     1.272    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_14_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I4_O)        0.124     1.396 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.087     2.483    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_1
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.517    38.497    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X39Y91         FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.095    38.962    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    38.533    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 36.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=6, routed)           0.121    -0.335    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.120    -0.370    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.818%)  route 0.109ns (34.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.109    -0.325    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[9]
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.091    -0.399    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.188%)  route 0.154ns (44.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT4 (Prop_lut4_I0_O)        0.049    -0.253 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[3]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.396    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.965%)  route 0.165ns (47.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.292    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[10]
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[9]
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.838    -0.835    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X40Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X40Y89         FDCE (Hold_fdce_C_D)         0.091    -0.397    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.292%)  route 0.199ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.199    -0.258    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[5]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.120    -0.367    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.302    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[2]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.257    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092    -0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.796%)  route 0.203ns (52.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.566    -0.598    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X39Y89         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.203    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[7]
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[8]
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X38Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X38Y91         FDCE (Hold_fdce_C_D)         0.121    -0.366    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.278    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.042    -0.236 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.839    -0.834    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X41Y90         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.107    -0.396    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.668%)  route 0.204ns (52.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.252    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[2]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.120    -0.367    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.185%)  route 0.208ns (52.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.567    -0.597    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X43Y91         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=10, routed)          0.208    -0.248    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X42Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.203 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.837    -0.836    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X42Y92         FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.121    -0.366    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.163    





