<profile>

<section name = "Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1108_11'" level="0">
<item name = "Date">Thu Jul 27 16:51:25 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">local_seq_multiple_align_sa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.600 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_1108_11">?, ?, 3, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 323, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 201, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_164_2_1_1_U552">mux_164_2_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1065_fu_338_p2">+, 0, 0, 23, 16, 16</column>
<column name="ultimate_col_value_5_fu_410_p2">+, 0, 0, 39, 32, 2</column>
<column name="ultimate_row_value_5_fu_405_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_condition_399">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1065_1_fu_420_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln1065_fu_415_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1124_1_fu_457_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln1124_fu_451_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="or_ln1108_fu_302_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln1124_fu_463_p2">or, 0, 0, 2, 1, 1</column>
<column name="ultimate_col_value_6_fu_431_p3">select, 0, 0, 32, 1, 32</column>
<column name="ultimate_col_value_7_fu_444_p3">select, 0, 0, 32, 1, 32</column>
<column name="ultimate_row_value_6_fu_425_p3">select, 0, 0, 32, 1, 32</column>
<column name="ultimate_row_value_7_fu_437_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ultimate_col_value_fu_70">9, 2, 32, 64</column>
<column name="ultimate_row_value_fu_74">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_1_reg_590">2, 0, 2, 0</column>
<column name="tmp_reg_506">1, 0, 1, 0</column>
<column name="ultimate_col_value_4_reg_493">32, 0, 32, 0</column>
<column name="ultimate_col_value_5_reg_602">32, 0, 32, 0</column>
<column name="ultimate_col_value_fu_70">32, 0, 32, 0</column>
<column name="ultimate_row_value_4_reg_499">32, 0, 32, 0</column>
<column name="ultimate_row_value_5_reg_596">32, 0, 32, 0</column>
<column name="ultimate_row_value_fu_74">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, seq_align_global_Pipeline_VITIS_LOOP_1108_11, return value</column>
<column name="traceback_V_address0">out, 16, ap_memory, traceback_V, array</column>
<column name="traceback_V_ce0">out, 1, ap_memory, traceback_V, array</column>
<column name="traceback_V_q0">in, 2, ap_memory, traceback_V, array</column>
<column name="traceback_V_1_address0">out, 16, ap_memory, traceback_V_1, array</column>
<column name="traceback_V_1_ce0">out, 1, ap_memory, traceback_V_1, array</column>
<column name="traceback_V_1_q0">in, 2, ap_memory, traceback_V_1, array</column>
<column name="traceback_V_2_address0">out, 16, ap_memory, traceback_V_2, array</column>
<column name="traceback_V_2_ce0">out, 1, ap_memory, traceback_V_2, array</column>
<column name="traceback_V_2_q0">in, 2, ap_memory, traceback_V_2, array</column>
<column name="traceback_V_3_address0">out, 16, ap_memory, traceback_V_3, array</column>
<column name="traceback_V_3_ce0">out, 1, ap_memory, traceback_V_3, array</column>
<column name="traceback_V_3_q0">in, 2, ap_memory, traceback_V_3, array</column>
<column name="traceback_V_4_address0">out, 16, ap_memory, traceback_V_4, array</column>
<column name="traceback_V_4_ce0">out, 1, ap_memory, traceback_V_4, array</column>
<column name="traceback_V_4_q0">in, 2, ap_memory, traceback_V_4, array</column>
<column name="traceback_V_5_address0">out, 16, ap_memory, traceback_V_5, array</column>
<column name="traceback_V_5_ce0">out, 1, ap_memory, traceback_V_5, array</column>
<column name="traceback_V_5_q0">in, 2, ap_memory, traceback_V_5, array</column>
<column name="traceback_V_6_address0">out, 16, ap_memory, traceback_V_6, array</column>
<column name="traceback_V_6_ce0">out, 1, ap_memory, traceback_V_6, array</column>
<column name="traceback_V_6_q0">in, 2, ap_memory, traceback_V_6, array</column>
<column name="traceback_V_7_address0">out, 16, ap_memory, traceback_V_7, array</column>
<column name="traceback_V_7_ce0">out, 1, ap_memory, traceback_V_7, array</column>
<column name="traceback_V_7_q0">in, 2, ap_memory, traceback_V_7, array</column>
<column name="traceback_V_8_address0">out, 16, ap_memory, traceback_V_8, array</column>
<column name="traceback_V_8_ce0">out, 1, ap_memory, traceback_V_8, array</column>
<column name="traceback_V_8_q0">in, 2, ap_memory, traceback_V_8, array</column>
<column name="traceback_V_9_address0">out, 16, ap_memory, traceback_V_9, array</column>
<column name="traceback_V_9_ce0">out, 1, ap_memory, traceback_V_9, array</column>
<column name="traceback_V_9_q0">in, 2, ap_memory, traceback_V_9, array</column>
<column name="traceback_V_10_address0">out, 16, ap_memory, traceback_V_10, array</column>
<column name="traceback_V_10_ce0">out, 1, ap_memory, traceback_V_10, array</column>
<column name="traceback_V_10_q0">in, 2, ap_memory, traceback_V_10, array</column>
<column name="traceback_V_11_address0">out, 16, ap_memory, traceback_V_11, array</column>
<column name="traceback_V_11_ce0">out, 1, ap_memory, traceback_V_11, array</column>
<column name="traceback_V_11_q0">in, 2, ap_memory, traceback_V_11, array</column>
<column name="traceback_V_12_address0">out, 16, ap_memory, traceback_V_12, array</column>
<column name="traceback_V_12_ce0">out, 1, ap_memory, traceback_V_12, array</column>
<column name="traceback_V_12_q0">in, 2, ap_memory, traceback_V_12, array</column>
<column name="traceback_V_13_address0">out, 16, ap_memory, traceback_V_13, array</column>
<column name="traceback_V_13_ce0">out, 1, ap_memory, traceback_V_13, array</column>
<column name="traceback_V_13_q0">in, 2, ap_memory, traceback_V_13, array</column>
<column name="traceback_V_14_address0">out, 16, ap_memory, traceback_V_14, array</column>
<column name="traceback_V_14_ce0">out, 1, ap_memory, traceback_V_14, array</column>
<column name="traceback_V_14_q0">in, 2, ap_memory, traceback_V_14, array</column>
<column name="traceback_V_15_address0">out, 16, ap_memory, traceback_V_15, array</column>
<column name="traceback_V_15_ce0">out, 1, ap_memory, traceback_V_15, array</column>
<column name="traceback_V_15_q0">in, 2, ap_memory, traceback_V_15, array</column>
</table>
</item>
</section>
</profile>
