// Seed: 1616373832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output logic id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply0 id_14,
    input wand id_15,
    input wor id_16,
    output logic id_17
);
  always id_2 = #1 1;
  wire id_19;
  always id_17 = #(1'b0) 1;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19, id_19, id_19, id_19
  );
endmodule
