/******************************************************
 * AC_ISA Initialization File                         *
 * This file is automatically generated by ArchC      *
 * WITHOUT WARRANTY OF ANY KIND, either express       *
 * or implied.                                        *
 * For more information on ArchC, please visit:       *
 * http://www.archc.org                               *
 *                                                    *
 * The ArchC Team                                     *
 * Computer Systems Laboratory (LSC)                  *
 * IC-UNICAMP                                         *
 * http://www.lsc.ic.unicamp.br                       *
 ******************************************************/
 

#include "arm_isa.H"

//!Fields table declaration.
ac_dec_field arm_parms::arm_isa::fields[arm_parms::AC_DEC_FIELD_NUMBER] = {
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[1])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[2])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[3])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[4])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[5])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[6])},
  {"shiftamount", 5, 11, 7, 0, 0, &(arm_parms::arm_isa::fields[7])},
  {"shift", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[8])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[9])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[11])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[12])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[13])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[14])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[15])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[16])},
  {"rs", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[17])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[18])},
  {"shift", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[19])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[20])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[22])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[23])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[24])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[25])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[26])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[27])},
  {"rotate", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[28])},
  {"imm8", 8, 7, 13, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[30])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[31])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[32])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[33])},
  {"imm4", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[34])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[35])},
  {"imm12", 12, 11, 14, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[37])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[38])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[39])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[40])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[41])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[42])},
  {"shiftamount", 5, 11, 7, 0, 0, &(arm_parms::arm_isa::fields[43])},
  {"tb", 1, 6, 15, 0, 0, &(arm_parms::arm_isa::fields[44])},
  {"subop1", 2, 5, 16, 0, 0, &(arm_parms::arm_isa::fields[45])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[47])},
  {"op", 7, 27, 17, 0, 0, &(arm_parms::arm_isa::fields[48])},
  {"msb", 5, 20, 18, 0, 0, &(arm_parms::arm_isa::fields[49])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[50])},
  {"lsb", 5, 11, 7, 0, 0, &(arm_parms::arm_isa::fields[51])},
  {"func1", 3, 6, 19, 0, 0, &(arm_parms::arm_isa::fields[52])},
  {"rn", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[54])},
  {"op1", 4, 27, 20, 0, 0, &(arm_parms::arm_isa::fields[55])},
  {"func1", 4, 23, 21, 0, 0, &(arm_parms::arm_isa::fields[56])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[57])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[58])},
  {"rotate", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[59])},
  {"func2", 4, 7, 22, 0, 0, &(arm_parms::arm_isa::fields[60])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[62])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[63])},
  {"op1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[64])},
  {"widthm1", 5, 20, 18, 0, 0, &(arm_parms::arm_isa::fields[65])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[66])},
  {"lsb", 5, 11, 7, 0, 0, &(arm_parms::arm_isa::fields[67])},
  {"op2", 3, 6, 19, 0, 0, &(arm_parms::arm_isa::fields[68])},
  {"rn", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[70])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[71])},
  {"h", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[72])},
  {"offset", 24, 23, 24, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[74])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[75])},
  {"h", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[76])},
  {"offset", 24, 23, 24, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[78])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[79])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[80])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[81])},
  {"one1", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[82])},
  {"one2", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[83])},
  {"one3", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[84])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[85])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[86])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[87])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[89])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[90])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[91])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[92])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[93])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[94])},
  {"rs", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[95])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[96])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[97])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[98])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[100])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[101])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[102])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[103])},
  {"rdhi", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[104])},
  {"rdlo", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[105])},
  {"rs", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[106])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[107])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[108])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[109])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[111])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[112])},
  {"p", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[113])},
  {"u", 1, 23, 25, 0, 0, &(arm_parms::arm_isa::fields[114])},
  {"b", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[115])},
  {"w", 1, 21, 27, 0, 0, &(arm_parms::arm_isa::fields[116])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[117])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[118])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[119])},
  {"imm12", 12, 11, 14, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[121])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[122])},
  {"p", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[123])},
  {"u", 1, 23, 25, 0, 0, &(arm_parms::arm_isa::fields[124])},
  {"b", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[125])},
  {"w", 1, 21, 27, 0, 0, &(arm_parms::arm_isa::fields[126])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[127])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[128])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[129])},
  {"shiftamount", 5, 11, 7, 0, 0, &(arm_parms::arm_isa::fields[130])},
  {"shift", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[131])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[132])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[134])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[135])},
  {"p", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[136])},
  {"u", 1, 23, 25, 0, 0, &(arm_parms::arm_isa::fields[137])},
  {"i", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[138])},
  {"w", 1, 21, 27, 0, 0, &(arm_parms::arm_isa::fields[139])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[140])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[141])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[142])},
  {"addr1", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[143])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[144])},
  {"ss", 1, 6, 15, 0, 0, &(arm_parms::arm_isa::fields[145])},
  {"hh", 1, 5, 28, 0, 0, &(arm_parms::arm_isa::fields[146])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[147])},
  {"addr2", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[149])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[150])},
  {"p", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[151])},
  {"u", 1, 23, 25, 0, 0, &(arm_parms::arm_isa::fields[152])},
  {"r", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[153])},
  {"w", 1, 21, 27, 0, 0, &(arm_parms::arm_isa::fields[154])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[155])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[156])},
  {"rlist", 16, 15, 29, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[158])},
  {"op", 7, 27, 17, 0, 0, &(arm_parms::arm_isa::fields[159])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[160])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[161])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[162])},
  {"subop1", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[163])},
  {"func1", 4, 7, 22, 0, 0, &(arm_parms::arm_isa::fields[164])},
  {"rt", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[166])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[167])},
  {"subop3", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[168])},
  {"funcc1", 4, 23, 21, 0, 0, &(arm_parms::arm_isa::fields[169])},
  {"crn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[170])},
  {"crd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[171])},
  {"cp_num", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[172])},
  {"funcc3", 3, 7, 30, 0, 0, &(arm_parms::arm_isa::fields[173])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[174])},
  {"crm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[176])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[177])},
  {"subop3", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[178])},
  {"funcc2", 3, 23, 31, 0, 0, &(arm_parms::arm_isa::fields[179])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[180])},
  {"crn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[181])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[182])},
  {"cp_num", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[183])},
  {"funcc3", 3, 7, 30, 0, 0, &(arm_parms::arm_isa::fields[184])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[185])},
  {"crm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[187])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[188])},
  {"p", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[189])},
  {"u", 1, 23, 25, 0, 0, &(arm_parms::arm_isa::fields[190])},
  {"n", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[191])},
  {"w", 1, 21, 27, 0, 0, &(arm_parms::arm_isa::fields[192])},
  {"l", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[193])},
  {"rn", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[194])},
  {"crd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[195])},
  {"cp_num", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[196])},
  {"imm8", 8, 7, 13, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[198])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[199])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[200])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[201])},
  {"immediate", 12, 19, 32, 0, 0, &(arm_parms::arm_isa::fields[202])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[203])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[204])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[205])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[207])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[208])},
  {"subop3", 1, 24, 23, 0, 0, &(arm_parms::arm_isa::fields[209])},
  {"swinumber", 24, 23, 24, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[211])},
  {"op", 7, 27, 17, 0, 0, &(arm_parms::arm_isa::fields[212])},
  {"subop1", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[213])},
  {"func1", 12, 19, 32, 0, 0, &(arm_parms::arm_isa::fields[214])},
  {"func2", 4, 7, 22, 0, 0, &(arm_parms::arm_isa::fields[215])},
  {"imm4", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[217])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[218])},
  {"func1", 4, 24, 3, 0, 0, &(arm_parms::arm_isa::fields[219])},
  {"s", 1, 20, 4, 0, 0, &(arm_parms::arm_isa::fields[220])},
  {"one1", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[221])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[222])},
  {"one3", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[223])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[224])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[225])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[226])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[228])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[229])},
  {"func11", 2, 24, 33, 0, 0, &(arm_parms::arm_isa::fields[230])},
  {"r", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[231])},
  {"func12", 2, 21, 34, 0, 0, &(arm_parms::arm_isa::fields[232])},
  {"fieldmask", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[233])},
  {"rd", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[234])},
  {"zero3", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[235])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[236])},
  {"func2", 2, 6, 8, 0, 0, &(arm_parms::arm_isa::fields[237])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[238])},
  {"rm", 4, 3, 10, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[240])},
  {"op", 3, 27, 2, 0, 0, &(arm_parms::arm_isa::fields[241])},
  {"func11", 2, 24, 33, 0, 0, &(arm_parms::arm_isa::fields[242])},
  {"r", 1, 22, 26, 0, 0, &(arm_parms::arm_isa::fields[243])},
  {"func12", 2, 21, 34, 0, 0, &(arm_parms::arm_isa::fields[244])},
  {"fieldmask", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[245])},
  {"one2", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[246])},
  {"rotate", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[247])},
  {"imm8", 8, 7, 13, 0, 0, NULL},
  {"cond", 4, 31, 1, 0, 0, &(arm_parms::arm_isa::fields[249])},
  {"sm", 8, 27, 35, 0, 0, &(arm_parms::arm_isa::fields[250])},
  {"drd", 4, 19, 5, 0, 0, &(arm_parms::arm_isa::fields[251])},
  {"drn", 4, 15, 6, 0, 0, &(arm_parms::arm_isa::fields[252])},
  {"rs", 4, 11, 11, 0, 0, &(arm_parms::arm_isa::fields[253])},
  {"subop2", 1, 7, 12, 0, 0, &(arm_parms::arm_isa::fields[254])},
  {"yy", 1, 6, 15, 0, 0, &(arm_parms::arm_isa::fields[255])},
  {"xx", 1, 5, 28, 0, 0, &(arm_parms::arm_isa::fields[256])},
  {"subop1", 1, 4, 9, 0, 0, &(arm_parms::arm_isa::fields[257])},
  {"rm", 4, 3, 10, 0, 0, NULL}
};

ac_dec_format arm_parms::arm_isa::formats[arm_parms::AC_DEC_FORMAT_NUMBER] = {
  {0, "Type_DPI1", 32, &(arm_parms::arm_isa::fields[0]), &(arm_parms::arm_isa::formats[1])},
  {1, "Type_DPI2", 32, &(arm_parms::arm_isa::fields[10]), &(arm_parms::arm_isa::formats[2])},
  {2, "Type_DPI3", 32, &(arm_parms::arm_isa::fields[21]), &(arm_parms::arm_isa::formats[3])},
  {3, "Type_DPI4", 32, &(arm_parms::arm_isa::fields[29]), &(arm_parms::arm_isa::formats[4])},
  {4, "Type_DPI5", 32, &(arm_parms::arm_isa::fields[36]), &(arm_parms::arm_isa::formats[5])},
  {5, "Type_BTM1", 32, &(arm_parms::arm_isa::fields[46]), &(arm_parms::arm_isa::formats[6])},
  {6, "Type_PCK1", 32, &(arm_parms::arm_isa::fields[53]), &(arm_parms::arm_isa::formats[7])},
  {7, "Type_MED1", 32, &(arm_parms::arm_isa::fields[61]), &(arm_parms::arm_isa::formats[8])},
  {8, "Type_BBL", 32, &(arm_parms::arm_isa::fields[69]), &(arm_parms::arm_isa::formats[9])},
  {9, "Type_BBLT", 32, &(arm_parms::arm_isa::fields[73]), &(arm_parms::arm_isa::formats[10])},
  {10, "Type_MBXBLX", 32, &(arm_parms::arm_isa::fields[77]), &(arm_parms::arm_isa::formats[11])},
  {11, "Type_MULT1", 32, &(arm_parms::arm_isa::fields[88]), &(arm_parms::arm_isa::formats[12])},
  {12, "Type_MULT2", 32, &(arm_parms::arm_isa::fields[99]), &(arm_parms::arm_isa::formats[13])},
  {13, "Type_LSI", 32, &(arm_parms::arm_isa::fields[110]), &(arm_parms::arm_isa::formats[14])},
  {14, "Type_LSR", 32, &(arm_parms::arm_isa::fields[120]), &(arm_parms::arm_isa::formats[15])},
  {15, "Type_LSE", 32, &(arm_parms::arm_isa::fields[133]), &(arm_parms::arm_isa::formats[16])},
  {16, "Type_LSM", 32, &(arm_parms::arm_isa::fields[148]), &(arm_parms::arm_isa::formats[17])},
  {17, "Type_MEMEX", 32, &(arm_parms::arm_isa::fields[157]), &(arm_parms::arm_isa::formats[18])},
  {18, "Type_CDP", 32, &(arm_parms::arm_isa::fields[165]), &(arm_parms::arm_isa::formats[19])},
  {19, "Type_CRT", 32, &(arm_parms::arm_isa::fields[175]), &(arm_parms::arm_isa::formats[20])},
  {20, "Type_CLS", 32, &(arm_parms::arm_isa::fields[186]), &(arm_parms::arm_isa::formats[21])},
  {21, "Type_MBKPT", 32, &(arm_parms::arm_isa::fields[197]), &(arm_parms::arm_isa::formats[22])},
  {22, "Type_MSWI", 32, &(arm_parms::arm_isa::fields[206]), &(arm_parms::arm_isa::formats[23])},
  {23, "Type_MSMC", 32, &(arm_parms::arm_isa::fields[210]), &(arm_parms::arm_isa::formats[24])},
  {24, "Type_MCLZ", 32, &(arm_parms::arm_isa::fields[216]), &(arm_parms::arm_isa::formats[25])},
  {25, "Type_MMSR1", 32, &(arm_parms::arm_isa::fields[227]), &(arm_parms::arm_isa::formats[26])},
  {26, "Type_MMSR2", 32, &(arm_parms::arm_isa::fields[239]), &(arm_parms::arm_isa::formats[27])},
  {27, "Type_DSPSM", 32, &(arm_parms::arm_isa::fields[248]), NULL}
};

ac_dec_list arm_parms::arm_isa::dec_list[arm_parms::AC_DEC_LIST_NUMBER] = {
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[1])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[2])},
  {"func1", 3, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[4])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[5])},
  {"func1", 3, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[7])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[8])},
  {"func1", 3, 2, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[10])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[11])},
  {"func1", 3, 3, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[13])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[14])},
  {"func1", 3, 4, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[16])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[17])},
  {"func1", 3, 5, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[19])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[20])},
  {"func1", 3, 6, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[22])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[23])},
  {"func1", 3, 7, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[25])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[26])},
  {"func1", 3, 8, &(arm_parms::arm_isa::dec_list[27])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[29])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[30])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[31])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[33])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[34])},
  {"func1", 3, 10, &(arm_parms::arm_isa::dec_list[35])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[37])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[38])},
  {"func1", 3, 11, &(arm_parms::arm_isa::dec_list[39])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[41])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[42])},
  {"func1", 3, 12, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[44])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[45])},
  {"func1", 3, 13, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[47])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[48])},
  {"func1", 3, 14, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[50])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[51])},
  {"func1", 3, 15, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[53])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[54])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[55])},
  {"func1", 3, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[57])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[58])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[59])},
  {"func1", 3, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[61])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[62])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[63])},
  {"func1", 3, 2, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[65])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[66])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[67])},
  {"func1", 3, 3, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[69])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[70])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[71])},
  {"func1", 3, 4, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[73])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[74])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[75])},
  {"func1", 3, 5, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[77])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[78])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[79])},
  {"func1", 3, 6, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[81])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[82])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[83])},
  {"func1", 3, 7, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[85])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[86])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[87])},
  {"func1", 3, 8, &(arm_parms::arm_isa::dec_list[88])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[90])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[91])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[92])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[93])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[95])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[96])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[97])},
  {"func1", 3, 10, &(arm_parms::arm_isa::dec_list[98])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[100])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[101])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[102])},
  {"func1", 3, 11, &(arm_parms::arm_isa::dec_list[103])},
  {"s", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[105])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[106])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[107])},
  {"func1", 3, 12, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[109])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[110])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[111])},
  {"func1", 3, 13, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[113])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[114])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[115])},
  {"func1", 3, 14, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[117])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[118])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[119])},
  {"func1", 3, 15, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[121])},
  {"func1", 3, 0, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[123])},
  {"func1", 3, 1, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[125])},
  {"func1", 3, 2, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[127])},
  {"func1", 3, 3, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[129])},
  {"func1", 3, 4, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[131])},
  {"func1", 3, 5, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[133])},
  {"func1", 3, 6, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[135])},
  {"func1", 3, 7, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[137])},
  {"func1", 3, 8, &(arm_parms::arm_isa::dec_list[138])},
  {"s", 4, 1, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[140])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[141])},
  {"s", 4, 1, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[143])},
  {"func1", 3, 10, &(arm_parms::arm_isa::dec_list[144])},
  {"s", 4, 1, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[146])},
  {"func1", 3, 11, &(arm_parms::arm_isa::dec_list[147])},
  {"s", 4, 1, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[149])},
  {"func1", 3, 12, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[151])},
  {"func1", 3, 13, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[153])},
  {"func1", 3, 14, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[155])},
  {"func1", 3, 15, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[157])},
  {"func1", 3, 8, &(arm_parms::arm_isa::dec_list[158])},
  {"s", 4, 0, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[160])},
  {"func1", 3, 10, &(arm_parms::arm_isa::dec_list[161])},
  {"s", 4, 0, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[163])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[164])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[165])},
  {"imm4", 5, 0, &(arm_parms::arm_isa::dec_list[166])},
  {"rd", 6, 15, &(arm_parms::arm_isa::dec_list[167])},
  {"imm12", 14, 0, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[169])},
  {"func1", 3, 4, &(arm_parms::arm_isa::dec_list[170])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[171])},
  {"subop1", 16, 1, NULL},
  {"op", 17, 62, &(arm_parms::arm_isa::dec_list[173])},
  {"func1", 19, 1, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[175])},
  {"op1", 3, 15, &(arm_parms::arm_isa::dec_list[176])},
  {"op2", 19, 5, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[178])},
  {"op1", 3, 13, &(arm_parms::arm_isa::dec_list[179])},
  {"op2", 19, 5, NULL},
  {"op1", 20, 6, &(arm_parms::arm_isa::dec_list[181])},
  {"func1", 21, 14, &(arm_parms::arm_isa::dec_list[182])},
  {"rn", 5, 15, &(arm_parms::arm_isa::dec_list[183])},
  {"func2", 22, 7, NULL},
  {"op1", 20, 6, &(arm_parms::arm_isa::dec_list[185])},
  {"func1", 21, 15, &(arm_parms::arm_isa::dec_list[186])},
  {"rn", 5, 15, &(arm_parms::arm_isa::dec_list[187])},
  {"func2", 22, 7, NULL},
  {"op1", 20, 6, &(arm_parms::arm_isa::dec_list[189])},
  {"func1", 21, 11, &(arm_parms::arm_isa::dec_list[190])},
  {"rn", 5, 15, &(arm_parms::arm_isa::dec_list[191])},
  {"func2", 22, 7, NULL},
  {"op1", 20, 6, &(arm_parms::arm_isa::dec_list[193])},
  {"func1", 21, 11, &(arm_parms::arm_isa::dec_list[194])},
  {"rn", 5, 15, &(arm_parms::arm_isa::dec_list[195])},
  {"rotate", 11, 15, &(arm_parms::arm_isa::dec_list[196])},
  {"func2", 22, 3, NULL},
  {"op", 2, 5, &(arm_parms::arm_isa::dec_list[198])},
  {"cond", 1, 15, NULL},
  {"op", 2, 5, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[201])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[202])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[203])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[204])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[205])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[207])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[208])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[209])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[210])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[211])},
  {"func2", 8, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[213])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[214])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[215])},
  {"func1", 3, 8, &(arm_parms::arm_isa::dec_list[216])},
  {"func2", 8, 0, &(arm_parms::arm_isa::dec_list[217])},
  {"s", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[219])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[220])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[221])},
  {"func1", 3, 10, &(arm_parms::arm_isa::dec_list[222])},
  {"func2", 8, 0, &(arm_parms::arm_isa::dec_list[223])},
  {"s", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[225])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[226])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[227])},
  {"func1", 3, 1, &(arm_parms::arm_isa::dec_list[228])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[230])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[231])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[232])},
  {"func1", 3, 0, &(arm_parms::arm_isa::dec_list[233])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[235])},
  {"func1", 3, 3, &(arm_parms::arm_isa::dec_list[236])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[237])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[238])},
  {"func2", 8, 0, &(arm_parms::arm_isa::dec_list[239])},
  {"subop1", 9, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[241])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[242])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[243])},
  {"func1", 3, 7, &(arm_parms::arm_isa::dec_list[244])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[246])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[247])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[248])},
  {"func1", 3, 6, &(arm_parms::arm_isa::dec_list[249])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[251])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[252])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[253])},
  {"func1", 3, 5, &(arm_parms::arm_isa::dec_list[254])},
  {"func2", 8, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[256])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[257])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[258])},
  {"func1", 3, 4, &(arm_parms::arm_isa::dec_list[259])},
  {"func2", 8, 0, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[261])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[262])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[263])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[264])},
  {"l", 4, 1, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[266])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[267])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[268])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[269])},
  {"l", 4, 1, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[271])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[272])},
  {"l", 4, 1, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[274])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[275])},
  {"l", 4, 1, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[277])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[278])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[279])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[280])},
  {"l", 4, 0, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[282])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[283])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[284])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[285])},
  {"l", 4, 0, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[287])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[288])},
  {"l", 4, 0, NULL},
  {"op", 2, 2, &(arm_parms::arm_isa::dec_list[290])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[291])},
  {"l", 4, 0, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[293])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[294])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[295])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[296])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[297])},
  {"l", 4, 1, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[299])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[300])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[301])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[302])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[303])},
  {"l", 4, 1, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[305])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[306])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[307])},
  {"l", 4, 1, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[309])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[310])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[311])},
  {"l", 4, 1, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[313])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[314])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[315])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[316])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[317])},
  {"l", 4, 0, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[319])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[320])},
  {"p", 23, 0, &(arm_parms::arm_isa::dec_list[321])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[322])},
  {"w", 27, 1, &(arm_parms::arm_isa::dec_list[323])},
  {"l", 4, 0, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[325])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[326])},
  {"b", 26, 0, &(arm_parms::arm_isa::dec_list[327])},
  {"l", 4, 0, NULL},
  {"op", 2, 3, &(arm_parms::arm_isa::dec_list[329])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[330])},
  {"b", 26, 1, &(arm_parms::arm_isa::dec_list[331])},
  {"l", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[333])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[334])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[335])},
  {"ss", 15, 0, &(arm_parms::arm_isa::dec_list[336])},
  {"hh", 28, 1, &(arm_parms::arm_isa::dec_list[337])},
  {"l", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[339])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[340])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[341])},
  {"ss", 15, 1, &(arm_parms::arm_isa::dec_list[342])},
  {"hh", 28, 0, &(arm_parms::arm_isa::dec_list[343])},
  {"l", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[345])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[346])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[347])},
  {"ss", 15, 1, &(arm_parms::arm_isa::dec_list[348])},
  {"hh", 28, 1, &(arm_parms::arm_isa::dec_list[349])},
  {"l", 4, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[351])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[352])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[353])},
  {"ss", 15, 0, &(arm_parms::arm_isa::dec_list[354])},
  {"hh", 28, 1, &(arm_parms::arm_isa::dec_list[355])},
  {"l", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[357])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[358])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[359])},
  {"ss", 15, 1, &(arm_parms::arm_isa::dec_list[360])},
  {"hh", 28, 0, &(arm_parms::arm_isa::dec_list[361])},
  {"l", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[363])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[364])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[365])},
  {"ss", 15, 1, &(arm_parms::arm_isa::dec_list[366])},
  {"hh", 28, 1, &(arm_parms::arm_isa::dec_list[367])},
  {"l", 4, 0, NULL},
  {"op", 2, 4, &(arm_parms::arm_isa::dec_list[369])},
  {"l", 4, 1, NULL},
  {"op", 2, 4, &(arm_parms::arm_isa::dec_list[371])},
  {"l", 4, 0, NULL},
  {"op", 17, 12, &(arm_parms::arm_isa::dec_list[373])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[374])},
  {"subop1", 11, 15, &(arm_parms::arm_isa::dec_list[375])},
  {"func1", 22, 9, NULL},
  {"op", 17, 12, &(arm_parms::arm_isa::dec_list[377])},
  {"s", 4, 1, &(arm_parms::arm_isa::dec_list[378])},
  {"subop1", 11, 15, &(arm_parms::arm_isa::dec_list[379])},
  {"func1", 22, 9, &(arm_parms::arm_isa::dec_list[380])},
  {"rt", 10, 15, NULL},
  {"op", 2, 7, &(arm_parms::arm_isa::dec_list[382])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[383])},
  {"subop3", 23, 0, NULL},
  {"op", 2, 7, &(arm_parms::arm_isa::dec_list[385])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[386])},
  {"subop3", 23, 0, &(arm_parms::arm_isa::dec_list[387])},
  {"l", 4, 0, NULL},
  {"op", 2, 7, &(arm_parms::arm_isa::dec_list[389])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[390])},
  {"subop3", 23, 0, &(arm_parms::arm_isa::dec_list[391])},
  {"l", 4, 1, NULL},
  {"op", 2, 6, &(arm_parms::arm_isa::dec_list[393])},
  {"l", 4, 1, NULL},
  {"op", 2, 6, &(arm_parms::arm_isa::dec_list[395])},
  {"l", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[397])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[398])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[399])},
  {"func1", 3, 9, &(arm_parms::arm_isa::dec_list[400])},
  {"func2", 8, 3, &(arm_parms::arm_isa::dec_list[401])},
  {"s", 4, 0, &(arm_parms::arm_isa::dec_list[402])},
  {"cond", 1, 14, NULL},
  {"op", 2, 7, &(arm_parms::arm_isa::dec_list[404])},
  {"subop3", 23, 1, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[406])},
  {"subop1", 9, 1, &(arm_parms::arm_isa::dec_list[407])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[408])},
  {"func1", 3, 11, &(arm_parms::arm_isa::dec_list[409])},
  {"func2", 8, 0, &(arm_parms::arm_isa::dec_list[410])},
  {"s", 4, 0, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[412])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[413])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[414])},
  {"func11", 33, 2, &(arm_parms::arm_isa::dec_list[415])},
  {"func12", 34, 0, &(arm_parms::arm_isa::dec_list[416])},
  {"rm", 10, 0, &(arm_parms::arm_isa::dec_list[417])},
  {"fieldmask", 5, 15, NULL},
  {"op", 2, 0, &(arm_parms::arm_isa::dec_list[419])},
  {"subop1", 9, 0, &(arm_parms::arm_isa::dec_list[420])},
  {"subop2", 12, 0, &(arm_parms::arm_isa::dec_list[421])},
  {"func11", 33, 2, &(arm_parms::arm_isa::dec_list[422])},
  {"func12", 34, 2, &(arm_parms::arm_isa::dec_list[423])},
  {"zero3", 11, 0, &(arm_parms::arm_isa::dec_list[424])},
  {"func2", 8, 0, NULL},
  {"op", 2, 1, &(arm_parms::arm_isa::dec_list[426])},
  {"func11", 33, 2, &(arm_parms::arm_isa::dec_list[427])},
  {"func12", 34, 2, &(arm_parms::arm_isa::dec_list[428])},
  {"one2", 6, 15, NULL},
  {"op", 17, 11, &(arm_parms::arm_isa::dec_list[430])},
  {"subop1", 4, 0, &(arm_parms::arm_isa::dec_list[431])},
  {"func1", 32, 0, &(arm_parms::arm_isa::dec_list[432])},
  {"func2", 22, 7, NULL},
  {"sm", 35, 16, &(arm_parms::arm_isa::dec_list[434])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[435])},
  {"subop1", 9, 0, NULL},
  {"sm", 35, 20, &(arm_parms::arm_isa::dec_list[437])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[438])},
  {"subop1", 9, 0, NULL},
  {"sm", 35, 22, &(arm_parms::arm_isa::dec_list[440])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[441])},
  {"subop1", 9, 0, NULL},
  {"sm", 35, 18, &(arm_parms::arm_isa::dec_list[443])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[444])},
  {"xx", 28, 0, &(arm_parms::arm_isa::dec_list[445])},
  {"subop1", 9, 0, NULL},
  {"sm", 35, 18, &(arm_parms::arm_isa::dec_list[447])},
  {"subop2", 12, 1, &(arm_parms::arm_isa::dec_list[448])},
  {"xx", 28, 1, &(arm_parms::arm_isa::dec_list[449])},
  {"subop1", 9, 0, NULL}
};

ac_dec_instr arm_parms::arm_isa::instructions[arm_parms::AC_DEC_INSTR_NUMBER] = {
  {"and1", 4, "and%[cond]%sf", "and%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 1, 1, 1, 1, &(arm_parms::arm_isa::dec_list[0]), 0, &(arm_parms::arm_isa::instructions[1])},
  {"eor1", 4, "eor%[cond]%sf", "eor%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 2, 1, 1, 1, &(arm_parms::arm_isa::dec_list[3]), 0, &(arm_parms::arm_isa::instructions[2])},
  {"sub1", 4, "sub%[cond]%sf", "sub%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 3, 1, 1, 1, &(arm_parms::arm_isa::dec_list[6]), 0, &(arm_parms::arm_isa::instructions[3])},
  {"rsb1", 4, "rsb%[cond]%sf", "rsb%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 4, 1, 1, 1, &(arm_parms::arm_isa::dec_list[9]), 0, &(arm_parms::arm_isa::instructions[4])},
  {"add1", 4, "add%[cond]%sf", "add%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 5, 1, 1, 1, &(arm_parms::arm_isa::dec_list[12]), 0, &(arm_parms::arm_isa::instructions[5])},
  {"adc1", 4, "adc%[cond]%sf", "adc%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 6, 1, 1, 1, &(arm_parms::arm_isa::dec_list[15]), 0, &(arm_parms::arm_isa::instructions[6])},
  {"sbc1", 4, "sbc%[cond]%sf", "sbc%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 7, 1, 1, 1, &(arm_parms::arm_isa::dec_list[18]), 0, &(arm_parms::arm_isa::instructions[7])},
  {"rsc1", 4, "rsc%[cond]%sf", "rsc%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 8, 1, 1, 1, &(arm_parms::arm_isa::dec_list[21]), 0, &(arm_parms::arm_isa::instructions[8])},
  {"tst1", 4, "tst%[cond]", "tst%[cond] %reg, %reg", "Type_DPI1", 9, 1, 1, 1, &(arm_parms::arm_isa::dec_list[24]), 0, &(arm_parms::arm_isa::instructions[9])},
  {"teq1", 4, "teq%[cond]", "teq%[cond] %reg, %reg", "Type_DPI1", 10, 1, 1, 1, &(arm_parms::arm_isa::dec_list[28]), 0, &(arm_parms::arm_isa::instructions[10])},
  {"cmp1", 4, "cmp%[cond]", "cmp%[cond] %reg, %reg", "Type_DPI1", 11, 1, 1, 1, &(arm_parms::arm_isa::dec_list[32]), 0, &(arm_parms::arm_isa::instructions[11])},
  {"cmn1", 4, "cmn%[cond]", "cmn%[cond] %reg, %reg", "Type_DPI1", 12, 1, 1, 1, &(arm_parms::arm_isa::dec_list[36]), 0, &(arm_parms::arm_isa::instructions[12])},
  {"orr1", 4, "orr%[cond]%sf", "orr%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 13, 1, 1, 1, &(arm_parms::arm_isa::dec_list[40]), 0, &(arm_parms::arm_isa::instructions[13])},
  {"mov1", 4, "mov%[cond]%sf", "mov%[cond]%sf %reg, %reg", "Type_DPI1", 14, 1, 1, 1, &(arm_parms::arm_isa::dec_list[43]), 0, &(arm_parms::arm_isa::instructions[14])},
  {"bic1", 4, "bic%[cond]%sf", "bic%[cond]%sf %reg, %reg, %reg", "Type_DPI1", 15, 1, 1, 1, &(arm_parms::arm_isa::dec_list[46]), 0, &(arm_parms::arm_isa::instructions[15])},
  {"mvn1", 4, "mvn%[cond]%sf", "mvn%[cond]%sf %reg, %reg", "Type_DPI1", 16, 1, 1, 1, &(arm_parms::arm_isa::dec_list[49]), 0, &(arm_parms::arm_isa::instructions[16])},
  {"and2", 4, "and%[cond]%sf", "and%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 17, 1, 1, 1, &(arm_parms::arm_isa::dec_list[52]), 0, &(arm_parms::arm_isa::instructions[17])},
  {"eor2", 4, "eor%[cond]%sf", "eor%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 18, 1, 1, 1, &(arm_parms::arm_isa::dec_list[56]), 0, &(arm_parms::arm_isa::instructions[18])},
  {"sub2", 4, "sub%[cond]%sf", "sub%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 19, 1, 1, 1, &(arm_parms::arm_isa::dec_list[60]), 0, &(arm_parms::arm_isa::instructions[19])},
  {"rsb2", 4, "rsb%[cond]%sf", "rsb%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 20, 1, 1, 1, &(arm_parms::arm_isa::dec_list[64]), 0, &(arm_parms::arm_isa::instructions[20])},
  {"add2", 4, "add%[cond]%sf", "add%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 21, 1, 1, 1, &(arm_parms::arm_isa::dec_list[68]), 0, &(arm_parms::arm_isa::instructions[21])},
  {"adc2", 4, "adc%[cond]%sf", "adc%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 22, 1, 1, 1, &(arm_parms::arm_isa::dec_list[72]), 0, &(arm_parms::arm_isa::instructions[22])},
  {"sbc2", 4, "sbc%[cond]%sf", "sbc%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 23, 1, 1, 1, &(arm_parms::arm_isa::dec_list[76]), 0, &(arm_parms::arm_isa::instructions[23])},
  {"rsc2", 4, "rsc%[cond]%sf", "rsc%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 24, 1, 1, 1, &(arm_parms::arm_isa::dec_list[80]), 0, &(arm_parms::arm_isa::instructions[24])},
  {"tst2", 4, "tst%[cond]", "tst%[cond] %reg, %reg, %shift %reg", "Type_DPI2", 25, 1, 1, 1, &(arm_parms::arm_isa::dec_list[84]), 0, &(arm_parms::arm_isa::instructions[25])},
  {"teq2", 4, "teq%[cond]", "teq%[cond] %reg, %reg, %shift %reg", "Type_DPI2", 26, 1, 1, 1, &(arm_parms::arm_isa::dec_list[89]), 0, &(arm_parms::arm_isa::instructions[26])},
  {"cmp2", 4, "cmp%[cond]", "cmp%[cond] %reg, %reg, %shift %reg", "Type_DPI2", 27, 1, 1, 1, &(arm_parms::arm_isa::dec_list[94]), 0, &(arm_parms::arm_isa::instructions[27])},
  {"cmn2", 4, "cmn%[cond]", "cmn%[cond] %reg, %reg, %shift %reg", "Type_DPI2", 28, 1, 1, 1, &(arm_parms::arm_isa::dec_list[99]), 0, &(arm_parms::arm_isa::instructions[28])},
  {"orr2", 4, "orr%[cond]%sf", "orr%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 29, 1, 1, 1, &(arm_parms::arm_isa::dec_list[104]), 0, &(arm_parms::arm_isa::instructions[29])},
  {"mov2", 4, "mov%[cond]%sf", "mov%[cond]%sf %reg, %reg, %shift %reg", "Type_DPI2", 30, 1, 1, 1, &(arm_parms::arm_isa::dec_list[108]), 0, &(arm_parms::arm_isa::instructions[30])},
  {"bic2", 4, "bic%[cond]%sf", "bic%[cond]%sf %reg, %reg, %reg, %shift %reg", "Type_DPI2", 31, 1, 1, 1, &(arm_parms::arm_isa::dec_list[112]), 0, &(arm_parms::arm_isa::instructions[31])},
  {"mvn2", 4, "mvn%[cond]%sf", "mvn%[cond]%sf %reg, %reg, %shift %reg", "Type_DPI2", 32, 1, 1, 1, &(arm_parms::arm_isa::dec_list[116]), 0, &(arm_parms::arm_isa::instructions[32])},
  {"and3", 4, "and%[cond]%sf", "and%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 33, 1, 1, 1, &(arm_parms::arm_isa::dec_list[120]), 0, &(arm_parms::arm_isa::instructions[33])},
  {"eor3", 4, "eor%[cond]%sf", "eor%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 34, 1, 1, 1, &(arm_parms::arm_isa::dec_list[122]), 0, &(arm_parms::arm_isa::instructions[34])},
  {"sub3", 4, "sub%[cond]%sf", "sub%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 35, 1, 1, 1, &(arm_parms::arm_isa::dec_list[124]), 0, &(arm_parms::arm_isa::instructions[35])},
  {"rsb3", 4, "rsb%[cond]%sf", "rsb%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 36, 1, 1, 1, &(arm_parms::arm_isa::dec_list[126]), 0, &(arm_parms::arm_isa::instructions[36])},
  {"add3", 4, "add%[cond]%sf", "add%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 37, 1, 1, 1, &(arm_parms::arm_isa::dec_list[128]), 0, &(arm_parms::arm_isa::instructions[37])},
  {"adc3", 4, "adc%[cond]%sf", "adc%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 38, 1, 1, 1, &(arm_parms::arm_isa::dec_list[130]), 0, &(arm_parms::arm_isa::instructions[38])},
  {"sbc3", 4, "sbc%[cond]%sf", "sbc%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 39, 1, 1, 1, &(arm_parms::arm_isa::dec_list[132]), 0, &(arm_parms::arm_isa::instructions[39])},
  {"rsc3", 4, "rsc%[cond]%sf", "rsc%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 40, 1, 1, 1, &(arm_parms::arm_isa::dec_list[134]), 0, &(arm_parms::arm_isa::instructions[40])},
  {"tst3", 4, "tst%[cond]", "tst%[cond] %reg, #%imm(aimm)", "Type_DPI3", 41, 1, 1, 1, &(arm_parms::arm_isa::dec_list[136]), 0, &(arm_parms::arm_isa::instructions[41])},
  {"teq3", 4, "teq%[cond]", "teq%[cond] %reg, #%imm(aimm)", "Type_DPI3", 42, 1, 1, 1, &(arm_parms::arm_isa::dec_list[139]), 0, &(arm_parms::arm_isa::instructions[42])},
  {"cmp3", 4, "cmp%[cond]", "cmp%[cond] %reg, #%imm(aimm)", "Type_DPI3", 43, 1, 1, 1, &(arm_parms::arm_isa::dec_list[142]), 0, &(arm_parms::arm_isa::instructions[43])},
  {"cmn3", 4, "cmn%[cond]", "cmn%[cond] %reg, #%imm(aimm)", "Type_DPI3", 44, 1, 1, 1, &(arm_parms::arm_isa::dec_list[145]), 0, &(arm_parms::arm_isa::instructions[44])},
  {"orr3", 4, "orr%[cond]%sf", "orr%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 45, 1, 1, 1, &(arm_parms::arm_isa::dec_list[148]), 0, &(arm_parms::arm_isa::instructions[45])},
  {"mov3", 4, "mov%[cond]%sf", "mov%[cond]%sf %reg, #%imm(aimm)", "Type_DPI3", 46, 1, 1, 1, &(arm_parms::arm_isa::dec_list[150]), 0, &(arm_parms::arm_isa::instructions[46])},
  {"bic3", 4, "bic%[cond]%sf", "bic%[cond]%sf %reg, %reg, #%imm(aimm)", "Type_DPI3", 47, 1, 1, 1, &(arm_parms::arm_isa::dec_list[152]), 0, &(arm_parms::arm_isa::instructions[47])},
  {"mvn3", 4, "mvn%[cond]%sf", "mvn%[cond]%sf %reg, #%imm(aimm)", "Type_DPI3", 48, 1, 1, 1, &(arm_parms::arm_isa::dec_list[154]), 0, &(arm_parms::arm_isa::instructions[48])},
  {"mov4", 4, "movw%[cond]", "movw%[cond] %reg, #%imm", "Type_DPI4", 49, 1, 1, 1, &(arm_parms::arm_isa::dec_list[156]), 0, &(arm_parms::arm_isa::instructions[49])},
  {"movt", 4, "movt%[cond]", "movt%[cond] %reg, #%imm", "Type_DPI4", 50, 1, 1, 1, &(arm_parms::arm_isa::dec_list[159]), 0, &(arm_parms::arm_isa::instructions[50])},
  {"nop", 4, "nop%[cond]", "nop%[cond]", "Type_DPI4", 51, 1, 1, 1, &(arm_parms::arm_isa::dec_list[162]), 0, &(arm_parms::arm_isa::instructions[51])},
  {"pkh", 4, "pkhbt%[cond]", "pkhbt%[cond] %reg, %reg, %reg, LSL #%imm", "Type_DPI5", 52, 1, 1, 1, &(arm_parms::arm_isa::dec_list[168]), 0, &(arm_parms::arm_isa::instructions[52])},
  {"bfi", 4, "bfi%[cond],", "bfi%[cond], %reg, %reg, #%imm, #%imm(bdist)", "Type_BTM1", 53, 1, 1, 1, &(arm_parms::arm_isa::dec_list[172]), 0, &(arm_parms::arm_isa::instructions[53])},
  {"ubfx", 4, "ubfx%[cond]", "ubfx%[cond] %reg, %reg, #%imm, #%imm(subimm)", "Type_MED1", 54, 1, 1, 1, &(arm_parms::arm_isa::dec_list[174]), 0, &(arm_parms::arm_isa::instructions[54])},
  {"sbfx", 4, "(null)", "(null)", "Type_MED1", 55, 1, 1, 1, &(arm_parms::arm_isa::dec_list[177]), 0, &(arm_parms::arm_isa::instructions[55])},
  {"uxtb", 4, "(null)", "(null)", "Type_PCK1", 56, 1, 1, 1, &(arm_parms::arm_isa::dec_list[180]), 0, &(arm_parms::arm_isa::instructions[56])},
  {"uxth", 4, "(null)", "(null)", "Type_PCK1", 57, 1, 1, 1, &(arm_parms::arm_isa::dec_list[184]), 0, &(arm_parms::arm_isa::instructions[57])},
  {"sxth", 4, "(null)", "(null)", "Type_PCK1", 58, 1, 1, 1, &(arm_parms::arm_isa::dec_list[188]), 0, &(arm_parms::arm_isa::instructions[58])},
  {"rev", 4, "(null)", "(null)", "Type_PCK1", 59, 1, 1, 1, &(arm_parms::arm_isa::dec_list[192]), 0, &(arm_parms::arm_isa::instructions[59])},
  {"blx1", 4, "blx", "blx %exp(bximm)", "Type_BBLT", 60, 1, 1, 1, &(arm_parms::arm_isa::dec_list[197]), 0, &(arm_parms::arm_isa::instructions[60])},
  {"b", 4, "b%[cond]", "b%[cond] %exp(bimm)", "Type_BBL", 61, 1, 1, 1, &(arm_parms::arm_isa::dec_list[199]), 0, &(arm_parms::arm_isa::instructions[61])},
  {"bx", 4, "bx%[cond]", "bx%[cond] %reg", "Type_MBXBLX", 62, 1, 1, 1, &(arm_parms::arm_isa::dec_list[200]), 0, &(arm_parms::arm_isa::instructions[62])},
  {"blx2", 4, "blx%[cond]", "blx%[cond] %reg", "Type_MBXBLX", 63, 1, 1, 1, &(arm_parms::arm_isa::dec_list[206]), 0, &(arm_parms::arm_isa::instructions[63])},
  {"swp", 4, "swp%[cond]", "swp%[cond] %reg, %reg, [%reg]", "Type_MULT1", 64, 1, 1, 1, &(arm_parms::arm_isa::dec_list[212]), 0, &(arm_parms::arm_isa::instructions[64])},
  {"swpb", 4, "swp%[cond]b", "swp%[cond]b %reg, %reg, [%reg]", "Type_MULT1", 65, 1, 1, 1, &(arm_parms::arm_isa::dec_list[218]), 0, &(arm_parms::arm_isa::instructions[65])},
  {"mla", 4, "mla%[cond]%sf", "mla%[cond]%sf %reg, %reg, %reg, %reg", "Type_MULT1", 66, 1, 1, 1, &(arm_parms::arm_isa::dec_list[224]), 0, &(arm_parms::arm_isa::instructions[66])},
  {"mul", 4, "mul%[cond]%sf", "mul%[cond]%sf %reg, %reg, %reg", "Type_MULT1", 67, 1, 1, 1, &(arm_parms::arm_isa::dec_list[229]), 0, &(arm_parms::arm_isa::instructions[67])},
  {"mls", 4, "mls%[cond]", "mls%[cond] %reg, %reg, %reg, %reg", "Type_MULT1", 68, 1, 1, 1, &(arm_parms::arm_isa::dec_list[234]), 0, &(arm_parms::arm_isa::instructions[68])},
  {"smlal", 4, "smlal%[cond]%sf", "smlal%[cond]%sf %reg, %reg, %reg, %reg", "Type_MULT2", 69, 1, 1, 1, &(arm_parms::arm_isa::dec_list[240]), 0, &(arm_parms::arm_isa::instructions[69])},
  {"smull", 4, "smull%[cond]%sf", "smull%[cond]%sf %reg, %reg, %reg, %reg", "Type_MULT2", 70, 1, 1, 1, &(arm_parms::arm_isa::dec_list[245]), 0, &(arm_parms::arm_isa::instructions[70])},
  {"umlal", 4, "umlal%[cond]%sf", "umlal%[cond]%sf %reg, %reg, %reg, %reg", "Type_MULT2", 71, 1, 1, 1, &(arm_parms::arm_isa::dec_list[250]), 0, &(arm_parms::arm_isa::instructions[71])},
  {"umull", 4, "umull%[cond]%sf", "umull%[cond]%sf %reg, %reg, %reg, %reg", "Type_MULT2", 72, 1, 1, 1, &(arm_parms::arm_isa::dec_list[255]), 0, &(arm_parms::arm_isa::instructions[72])},
  {"ldrt1", 4, "ldr%[cond]t", "ldr%[cond]t %reg, [%reg]", "Type_LSI", 73, 1, 1, 1, &(arm_parms::arm_isa::dec_list[260]), 0, &(arm_parms::arm_isa::instructions[73])},
  {"ldrbt1", 4, "ldr%[cond]bt", "ldr%[cond]bt %reg, [%reg]", "Type_LSI", 74, 1, 1, 1, &(arm_parms::arm_isa::dec_list[265]), 0, &(arm_parms::arm_isa::instructions[74])},
  {"ldr1", 4, "ldr%[cond]", "ldr%[cond] %reg, [%reg]", "Type_LSI", 75, 1, 1, 1, &(arm_parms::arm_isa::dec_list[270]), 0, &(arm_parms::arm_isa::instructions[75])},
  {"ldrb1", 4, "ldr%[cond]b", "ldr%[cond]b %reg, [%reg]", "Type_LSI", 76, 1, 1, 1, &(arm_parms::arm_isa::dec_list[273]), 0, &(arm_parms::arm_isa::instructions[76])},
  {"strt1", 4, "str%[cond]t", "str%[cond]t %reg, [%reg]", "Type_LSI", 77, 1, 1, 1, &(arm_parms::arm_isa::dec_list[276]), 0, &(arm_parms::arm_isa::instructions[77])},
  {"strbt1", 4, "str%[cond]bt", "str%[cond]bt %reg, [%reg]", "Type_LSI", 78, 1, 1, 1, &(arm_parms::arm_isa::dec_list[281]), 0, &(arm_parms::arm_isa::instructions[78])},
  {"str1", 4, "str%[cond]", "str%[cond] %reg, [%reg]", "Type_LSI", 79, 1, 1, 1, &(arm_parms::arm_isa::dec_list[286]), 0, &(arm_parms::arm_isa::instructions[79])},
  {"strb1", 4, "str%[cond]b", "str%[cond]b %reg, [%reg]", "Type_LSI", 80, 1, 1, 1, &(arm_parms::arm_isa::dec_list[289]), 0, &(arm_parms::arm_isa::instructions[80])},
  {"ldrt2", 4, "ldr%[cond]t", "ldr%[cond]t %reg, [%reg], +%reg", "Type_LSR", 81, 1, 1, 1, &(arm_parms::arm_isa::dec_list[292]), 0, &(arm_parms::arm_isa::instructions[81])},
  {"ldrbt2", 4, "ldr%[cond]bt", "ldr%[cond]bt %reg, [%reg], +%reg", "Type_LSR", 82, 1, 1, 1, &(arm_parms::arm_isa::dec_list[298]), 0, &(arm_parms::arm_isa::instructions[82])},
  {"ldr2", 4, "ldr%[cond]", "ldr%[cond] %reg, [%reg, +%reg]", "Type_LSR", 83, 1, 1, 1, &(arm_parms::arm_isa::dec_list[304]), 0, &(arm_parms::arm_isa::instructions[83])},
  {"ldrb2", 4, "ldr%[cond]b", "ldr%[cond]b %reg, [%reg, +%reg]", "Type_LSR", 84, 1, 1, 1, &(arm_parms::arm_isa::dec_list[308]), 0, &(arm_parms::arm_isa::instructions[84])},
  {"strt2", 4, "str%[cond]t", "str%[cond]t %reg, [%reg], +%reg", "Type_LSR", 85, 1, 1, 1, &(arm_parms::arm_isa::dec_list[312]), 0, &(arm_parms::arm_isa::instructions[85])},
  {"strbt2", 4, "str%[cond]bt", "str%[cond]bt %reg, [%reg], +%reg", "Type_LSR", 86, 1, 1, 1, &(arm_parms::arm_isa::dec_list[318]), 0, &(arm_parms::arm_isa::instructions[86])},
  {"str2", 4, "str%[cond]", "str%[cond] %reg, [%reg, +%reg]", "Type_LSR", 87, 1, 1, 1, &(arm_parms::arm_isa::dec_list[324]), 0, &(arm_parms::arm_isa::instructions[87])},
  {"strb2", 4, "str%[cond]b", "str%[cond]b %reg, [%reg, +%reg]", "Type_LSR", 88, 1, 1, 1, &(arm_parms::arm_isa::dec_list[328]), 0, &(arm_parms::arm_isa::instructions[88])},
  {"ldrh", 4, "ldr%[cond]h", "ldr%[cond]h %reg, [%reg]", "Type_LSE", 89, 1, 1, 1, &(arm_parms::arm_isa::dec_list[332]), 0, &(arm_parms::arm_isa::instructions[89])},
  {"ldrsb", 4, "ldr%[cond]sb", "ldr%[cond]sb %reg, [%reg]", "Type_LSE", 90, 1, 1, 1, &(arm_parms::arm_isa::dec_list[338]), 0, &(arm_parms::arm_isa::instructions[90])},
  {"ldrsh", 4, "ldr%[cond]sh", "ldr%[cond]sh %reg, [%reg]", "Type_LSE", 91, 1, 1, 1, &(arm_parms::arm_isa::dec_list[344]), 0, &(arm_parms::arm_isa::instructions[91])},
  {"strh", 4, "str%[cond]h", "str%[cond]h %reg, [%reg]", "Type_LSE", 92, 1, 1, 1, &(arm_parms::arm_isa::dec_list[350]), 0, &(arm_parms::arm_isa::instructions[92])},
  {"ldrd", 4, "(null)", "(null)", "Type_LSE", 93, 1, 1, 1, &(arm_parms::arm_isa::dec_list[356]), 0, &(arm_parms::arm_isa::instructions[93])},
  {"strd", 4, "(null)", "(null)", "Type_LSE", 94, 1, 1, 1, &(arm_parms::arm_isa::dec_list[362]), 0, &(arm_parms::arm_isa::instructions[94])},
  {"ldm", 4, "ldm%cond%lstype", "ldm%cond%lstype %reg, {%reg...(dorlist)}", "Type_LSM", 95, 1, 1, 1, &(arm_parms::arm_isa::dec_list[368]), 0, &(arm_parms::arm_isa::instructions[95])},
  {"stm", 4, "stm%cond%sstype", "stm%cond%sstype %reg, {%reg...(dorlist)}", "Type_LSM", 96, 1, 1, 1, &(arm_parms::arm_isa::dec_list[370]), 0, &(arm_parms::arm_isa::instructions[96])},
  {"strex", 4, "(null)", "(null)", "Type_MEMEX", 97, 1, 1, 1, &(arm_parms::arm_isa::dec_list[372]), 0, &(arm_parms::arm_isa::instructions[97])},
  {"ldrex", 4, "(null)", "(null)", "Type_MEMEX", 98, 1, 1, 1, &(arm_parms::arm_isa::dec_list[376]), 0, &(arm_parms::arm_isa::instructions[98])},
  {"cdp", 4, "(null)", "(null)", "Type_CDP", 99, 1, 1, 1, &(arm_parms::arm_isa::dec_list[381]), 0, &(arm_parms::arm_isa::instructions[99])},
  {"mcr", 4, "mcr%[cond]", "mcr%[cond] %coproc, #%imm, %reg, %coreg, %coreg", "Type_CRT", 100, 1, 1, 1, &(arm_parms::arm_isa::dec_list[384]), 0, &(arm_parms::arm_isa::instructions[100])},
  {"mrc", 4, "mrc%[cond]", "mrc%[cond] %coproc, #%imm, %reg, %coreg, %coreg", "Type_CRT", 101, 1, 1, 1, &(arm_parms::arm_isa::dec_list[388]), 0, &(arm_parms::arm_isa::instructions[101])},
  {"ldc", 4, "(null)", "(null)", "Type_CLS", 102, 1, 1, 1, &(arm_parms::arm_isa::dec_list[392]), 0, &(arm_parms::arm_isa::instructions[102])},
  {"stc", 4, "(null)", "(null)", "Type_CLS", 103, 1, 1, 1, &(arm_parms::arm_isa::dec_list[394]), 0, &(arm_parms::arm_isa::instructions[103])},
  {"bkpt", 4, "bkpt", "bkpt %imm", "Type_MBKPT", 104, 1, 1, 1, &(arm_parms::arm_isa::dec_list[396]), 0, &(arm_parms::arm_isa::instructions[104])},
  {"swi", 4, "swi%[cond]", "swi%[cond] %imm", "Type_MSWI", 105, 1, 1, 1, &(arm_parms::arm_isa::dec_list[403]), 0, &(arm_parms::arm_isa::instructions[105])},
  {"clz", 4, "clz%[cond]", "clz%[cond] %reg, %reg", "Type_MCLZ", 106, 1, 1, 1, &(arm_parms::arm_isa::dec_list[405]), 0, &(arm_parms::arm_isa::instructions[106])},
  {"mrs", 4, "mrs%[cond]", "mrs%[cond] %reg, %psr", "Type_MMSR1", 107, 1, 1, 1, &(arm_parms::arm_isa::dec_list[411]), 0, &(arm_parms::arm_isa::instructions[107])},
  {"msr1", 4, "(null)", "(null)", "Type_MMSR1", 108, 1, 1, 1, &(arm_parms::arm_isa::dec_list[418]), 0, &(arm_parms::arm_isa::instructions[108])},
  {"msr2", 4, "(null)", "(null)", "Type_MMSR2", 109, 1, 1, 1, &(arm_parms::arm_isa::dec_list[425]), 0, &(arm_parms::arm_isa::instructions[109])},
  {"smc", 4, "smc%[cond]", "smc%[cond] #%imm", "Type_MSMC", 110, 1, 1, 1, &(arm_parms::arm_isa::dec_list[429]), 0, &(arm_parms::arm_isa::instructions[110])},
  {"dsmla", 4, "(null)", "(null)", "Type_DSPSM", 111, 1, 1, 1, &(arm_parms::arm_isa::dec_list[433]), 0, &(arm_parms::arm_isa::instructions[111])},
  {"dsmlal", 4, "(null)", "(null)", "Type_DSPSM", 112, 1, 1, 1, &(arm_parms::arm_isa::dec_list[436]), 0, &(arm_parms::arm_isa::instructions[112])},
  {"dsmul", 4, "(null)", "(null)", "Type_DSPSM", 113, 1, 1, 1, &(arm_parms::arm_isa::dec_list[439]), 0, &(arm_parms::arm_isa::instructions[113])},
  {"dsmlaw", 4, "(null)", "(null)", "Type_DSPSM", 114, 1, 1, 1, &(arm_parms::arm_isa::dec_list[442]), 0, &(arm_parms::arm_isa::instructions[114])},
  {"dsmulw", 4, "(null)", "(null)", "Type_DSPSM", 115, 1, 1, 1, &(arm_parms::arm_isa::dec_list[446]), 0, NULL}
};

const ac_instr_info
arm_parms::arm_isa::instr_table[arm_parms::AC_DEC_INSTR_NUMBER + 1] = {
  ac_instr_info(0, "_ac_invalid_", "_ac_invalid_", 4),
  ac_instr_info(1, "and1", "and%[cond]%sf", 4),
  ac_instr_info(2, "eor1", "eor%[cond]%sf", 4),
  ac_instr_info(3, "sub1", "sub%[cond]%sf", 4),
  ac_instr_info(4, "rsb1", "rsb%[cond]%sf", 4),
  ac_instr_info(5, "add1", "add%[cond]%sf", 4),
  ac_instr_info(6, "adc1", "adc%[cond]%sf", 4),
  ac_instr_info(7, "sbc1", "sbc%[cond]%sf", 4),
  ac_instr_info(8, "rsc1", "rsc%[cond]%sf", 4),
  ac_instr_info(9, "tst1", "tst%[cond]", 4),
  ac_instr_info(10, "teq1", "teq%[cond]", 4),
  ac_instr_info(11, "cmp1", "cmp%[cond]", 4),
  ac_instr_info(12, "cmn1", "cmn%[cond]", 4),
  ac_instr_info(13, "orr1", "orr%[cond]%sf", 4),
  ac_instr_info(14, "mov1", "mov%[cond]%sf", 4),
  ac_instr_info(15, "bic1", "bic%[cond]%sf", 4),
  ac_instr_info(16, "mvn1", "mvn%[cond]%sf", 4),
  ac_instr_info(17, "and2", "and%[cond]%sf", 4),
  ac_instr_info(18, "eor2", "eor%[cond]%sf", 4),
  ac_instr_info(19, "sub2", "sub%[cond]%sf", 4),
  ac_instr_info(20, "rsb2", "rsb%[cond]%sf", 4),
  ac_instr_info(21, "add2", "add%[cond]%sf", 4),
  ac_instr_info(22, "adc2", "adc%[cond]%sf", 4),
  ac_instr_info(23, "sbc2", "sbc%[cond]%sf", 4),
  ac_instr_info(24, "rsc2", "rsc%[cond]%sf", 4),
  ac_instr_info(25, "tst2", "tst%[cond]", 4),
  ac_instr_info(26, "teq2", "teq%[cond]", 4),
  ac_instr_info(27, "cmp2", "cmp%[cond]", 4),
  ac_instr_info(28, "cmn2", "cmn%[cond]", 4),
  ac_instr_info(29, "orr2", "orr%[cond]%sf", 4),
  ac_instr_info(30, "mov2", "mov%[cond]%sf", 4),
  ac_instr_info(31, "bic2", "bic%[cond]%sf", 4),
  ac_instr_info(32, "mvn2", "mvn%[cond]%sf", 4),
  ac_instr_info(33, "and3", "and%[cond]%sf", 4),
  ac_instr_info(34, "eor3", "eor%[cond]%sf", 4),
  ac_instr_info(35, "sub3", "sub%[cond]%sf", 4),
  ac_instr_info(36, "rsb3", "rsb%[cond]%sf", 4),
  ac_instr_info(37, "add3", "add%[cond]%sf", 4),
  ac_instr_info(38, "adc3", "adc%[cond]%sf", 4),
  ac_instr_info(39, "sbc3", "sbc%[cond]%sf", 4),
  ac_instr_info(40, "rsc3", "rsc%[cond]%sf", 4),
  ac_instr_info(41, "tst3", "tst%[cond]", 4),
  ac_instr_info(42, "teq3", "teq%[cond]", 4),
  ac_instr_info(43, "cmp3", "cmp%[cond]", 4),
  ac_instr_info(44, "cmn3", "cmn%[cond]", 4),
  ac_instr_info(45, "orr3", "orr%[cond]%sf", 4),
  ac_instr_info(46, "mov3", "mov%[cond]%sf", 4),
  ac_instr_info(47, "bic3", "bic%[cond]%sf", 4),
  ac_instr_info(48, "mvn3", "mvn%[cond]%sf", 4),
  ac_instr_info(49, "mov4", "movw%[cond]", 4),
  ac_instr_info(50, "movt", "movt%[cond]", 4),
  ac_instr_info(51, "nop", "nop%[cond]", 4),
  ac_instr_info(52, "pkh", "pkhbt%[cond]", 4),
  ac_instr_info(53, "bfi", "bfi%[cond],", 4),
  ac_instr_info(54, "ubfx", "ubfx%[cond]", 4),
  ac_instr_info(55, "sbfx", "(null)", 4),
  ac_instr_info(56, "uxtb", "(null)", 4),
  ac_instr_info(57, "uxth", "(null)", 4),
  ac_instr_info(58, "sxth", "(null)", 4),
  ac_instr_info(59, "rev", "(null)", 4),
  ac_instr_info(60, "blx1", "blx", 4),
  ac_instr_info(61, "b", "b%[cond]", 4),
  ac_instr_info(62, "bx", "bx%[cond]", 4),
  ac_instr_info(63, "blx2", "blx%[cond]", 4),
  ac_instr_info(64, "swp", "swp%[cond]", 4),
  ac_instr_info(65, "swpb", "swp%[cond]b", 4),
  ac_instr_info(66, "mla", "mla%[cond]%sf", 4),
  ac_instr_info(67, "mul", "mul%[cond]%sf", 4),
  ac_instr_info(68, "mls", "mls%[cond]", 4),
  ac_instr_info(69, "smlal", "smlal%[cond]%sf", 4),
  ac_instr_info(70, "smull", "smull%[cond]%sf", 4),
  ac_instr_info(71, "umlal", "umlal%[cond]%sf", 4),
  ac_instr_info(72, "umull", "umull%[cond]%sf", 4),
  ac_instr_info(73, "ldrt1", "ldr%[cond]t", 4),
  ac_instr_info(74, "ldrbt1", "ldr%[cond]bt", 4),
  ac_instr_info(75, "ldr1", "ldr%[cond]", 4),
  ac_instr_info(76, "ldrb1", "ldr%[cond]b", 4),
  ac_instr_info(77, "strt1", "str%[cond]t", 4),
  ac_instr_info(78, "strbt1", "str%[cond]bt", 4),
  ac_instr_info(79, "str1", "str%[cond]", 4),
  ac_instr_info(80, "strb1", "str%[cond]b", 4),
  ac_instr_info(81, "ldrt2", "ldr%[cond]t", 4),
  ac_instr_info(82, "ldrbt2", "ldr%[cond]bt", 4),
  ac_instr_info(83, "ldr2", "ldr%[cond]", 4),
  ac_instr_info(84, "ldrb2", "ldr%[cond]b", 4),
  ac_instr_info(85, "strt2", "str%[cond]t", 4),
  ac_instr_info(86, "strbt2", "str%[cond]bt", 4),
  ac_instr_info(87, "str2", "str%[cond]", 4),
  ac_instr_info(88, "strb2", "str%[cond]b", 4),
  ac_instr_info(89, "ldrh", "ldr%[cond]h", 4),
  ac_instr_info(90, "ldrsb", "ldr%[cond]sb", 4),
  ac_instr_info(91, "ldrsh", "ldr%[cond]sh", 4),
  ac_instr_info(92, "strh", "str%[cond]h", 4),
  ac_instr_info(93, "ldrd", "(null)", 4),
  ac_instr_info(94, "strd", "(null)", 4),
  ac_instr_info(95, "ldm", "ldm%cond%lstype", 4),
  ac_instr_info(96, "stm", "stm%cond%sstype", 4),
  ac_instr_info(97, "strex", "(null)", 4),
  ac_instr_info(98, "ldrex", "(null)", 4),
  ac_instr_info(99, "cdp", "(null)", 4),
  ac_instr_info(100, "mcr", "mcr%[cond]", 4),
  ac_instr_info(101, "mrc", "mrc%[cond]", 4),
  ac_instr_info(102, "ldc", "(null)", 4),
  ac_instr_info(103, "stc", "(null)", 4),
  ac_instr_info(104, "bkpt", "bkpt", 4),
  ac_instr_info(105, "swi", "swi%[cond]", 4),
  ac_instr_info(106, "clz", "clz%[cond]", 4),
  ac_instr_info(107, "mrs", "mrs%[cond]", 4),
  ac_instr_info(108, "msr1", "(null)", 4),
  ac_instr_info(109, "msr2", "(null)", 4),
  ac_instr_info(110, "smc", "smc%[cond]", 4),
  ac_instr_info(111, "dsmla", "(null)", 4),
  ac_instr_info(112, "dsmlal", "(null)", 4),
  ac_instr_info(113, "dsmul", "(null)", 4),
  ac_instr_info(114, "dsmlaw", "(null)", 4),
  ac_instr_info(115, "dsmulw", "(null)", 4)
};

const unsigned arm_parms::arm_isa::instr_format_table[arm_parms::AC_DEC_INSTR_NUMBER + 1] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  1,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  2,
  3,
  3,
  3,
  4,
  5,
  7,
  7,
  6,
  6,
  6,
  6,
  9,
  8,
  10,
  10,
  11,
  11,
  11,
  11,
  11,
  12,
  12,
  12,
  12,
  13,
  13,
  13,
  13,
  13,
  13,
  13,
  13,
  14,
  14,
  14,
  14,
  14,
  14,
  14,
  14,
  15,
  15,
  15,
  15,
  15,
  15,
  16,
  16,
  17,
  17,
  18,
  19,
  19,
  20,
  20,
  21,
  22,
  24,
  25,
  25,
  26,
  23,
  27,
  27,
  27,
  27,
  27
};
