{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744263033189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 08:30:33 2025 " "Processing started: Thu Apr 10 08:30:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744263033189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263033189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0 -c de0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0 -c de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263033189 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1744263033366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0.v(69) " "Verilog HDL warning at de0.v(69): extended using \"x\" or \"z\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0.v(70) " "Verilog HDL warning at de0.v(70): extended using \"x\" or \"z\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de0.v(115) " "Verilog HDL Module Instantiation warning at de0.v(115): ignored dangling comma in List of Port Connections" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de0.v(269) " "Verilog HDL Module Instantiation warning at de0.v(269): ignored dangling comma in List of Port Connections" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n de0.v(4) " "Verilog HDL Declaration information at de0.v(4): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLOCK_50 clock_50 de0.v(7) " "Verilog HDL Declaration information at de0.v(7): object \"CLOCK_50\" differs only in case from object \"clock_50\" in the same scope" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODRM modrm core.v(43) " "Verilog HDL Declaration information at core.v(43): object \"MODRM\" differs only in case from object \"modrm\" in the same scope" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERRUPT interrupt core.v(43) " "Verilog HDL Declaration information at core.v(43): object \"INTERRUPT\" differs only in case from object \"interrupt\" in the same scope" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB wb core.v(43) " "Verilog HDL Declaration information at core.v(43): object \"WB\" differs only in case from object \"wb\" in the same scope" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0.v 2 2 " "Using design file de0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de0 " "Found entity 1: de0" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037283 ""} { "Info" "ISGN_ENTITY_NAME" "2 core " "Found entity 2: core" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0 " "Elaborating entity \"de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744263037310 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "kb_data de0.v(86) " "Verilog HDL warning at de0.v(86): object kb_data used but never assigned" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744263037311 "|de0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "kb_done de0.v(87) " "Verilog HDL warning at de0.v(87): object kb_done used but never assigned" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744263037311 "|de0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timer_max de0.v(100) " "Verilog HDL warning at de0.v(100): object timer_max used but never assigned" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 100 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744263037311 "|de0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vretrace de0.v(172) " "Verilog HDL warning at de0.v(172): object vretrace used but never assigned" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744263037311 "|de0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de0.v(347) " "Verilog HDL assignment warning at de0.v(347): truncated value with size 32 to match size of target (8)" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037312 "|de0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de0.v(385) " "Verilog HDL assignment warning at de0.v(385): truncated value with size 32 to match size of target (16)" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037313 "|de0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 de0.v(390) " "Verilog HDL assignment warning at de0.v(390): truncated value with size 32 to match size of target (5)" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037314 "|de0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kb_data 0 de0.v(86) " "Net \"kb_data\" at de0.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "timer_max 0 de0.v(100) " "Net \"timer_max\" at de0.v(100) has no driver or initial value, using a default initial value '0'" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kb_done 0 de0.v(87) " "Net \"kb_done\" at de0.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vretrace 0 de0.v(172) " "Net \"vretrace\" at de0.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0.v(15) " "Output port \"DRAM_BA\" at de0.v(15) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0.v(16) " "Output port \"DRAM_ADDR\" at de0.v(16) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de0.v(41) " "Output port \"LEDR\" at de0.v(41) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0.v(13) " "Output port \"DRAM_CKE\" at de0.v(13) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0.v(14) " "Output port \"DRAM_CLK\" at de0.v(14) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0.v(18) " "Output port \"DRAM_CAS_N\" at de0.v(18) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0.v(19) " "Output port \"DRAM_RAS_N\" at de0.v(19) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0.v(20) " "Output port \"DRAM_WE_N\" at de0.v(20) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0.v(21) " "Output port \"DRAM_CS_N\" at de0.v(21) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de0.v(22) " "Output port \"DRAM_LDQM\" at de0.v(22) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de0.v(23) " "Output port \"DRAM_UDQM\" at de0.v(23) has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037315 "|de0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:H0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:H0\"" {  } { { "de0.v" "H0" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 seg7.v(9) " "Verilog HDL assignment warning at seg7.v(9): truncated value with size 32 to match size of target (14)" {  } { { "seg7.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/seg7.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037331 "|de0|seg7:H0"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u0 " "Elaborating entity \"pll\" for hierarchy \"pll:u0\"" {  } { { "de0.v" "u0" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:u0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:u0\|altera_pll:altera_pll_i\"" {  } { { "pll.v" "altera_pll_i" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037342 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744263037345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:u0\|altera_pll:altera_pll_i\"" {  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:u0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.0 MHz " "Parameter \"output_clock_frequency0\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.0 MHz " "Parameter \"output_clock_frequency1\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50 MHz " "Parameter \"output_clock_frequency2\" = \"50 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 106 MHz " "Parameter \"output_clock_frequency3\" = \"106 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 75 MHz " "Parameter \"output_clock_frequency4\" = \"75 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037345 ""}  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE " "Elaborating entity \"core\" for hierarchy \"core:CORE\"" {  } { { "de0.v" "CORE" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(122) " "Verilog HDL assignment warning at core.v(122): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037348 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(143) " "Verilog HDL assignment warning at core.v(143): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037348 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(151) " "Verilog HDL assignment warning at core.v(151): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037348 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(151) " "Verilog HDL assignment warning at core.v(151): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037348 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(152) " "Verilog HDL assignment warning at core.v(152): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037349 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(153) " "Verilog HDL assignment warning at core.v(153): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037349 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(190) " "Verilog HDL assignment warning at core.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037350 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(199) " "Verilog HDL assignment warning at core.v(199): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037350 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(215) " "Verilog HDL assignment warning at core.v(215): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037350 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(231) " "Verilog HDL assignment warning at core.v(231): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037351 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(252) " "Verilog HDL assignment warning at core.v(252): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037351 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(259) " "Verilog HDL assignment warning at core.v(259): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(260) " "Verilog HDL assignment warning at core.v(260): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(257) " "Verilog HDL Case Statement information at core.v(257): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(270) " "Verilog HDL assignment warning at core.v(270): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(271) " "Verilog HDL assignment warning at core.v(271): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(277) " "Verilog HDL assignment warning at core.v(277): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037353 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(296) " "Verilog HDL assignment warning at core.v(296): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(297) " "Verilog HDL assignment warning at core.v(297): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(307) " "Verilog HDL assignment warning at core.v(307): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(310) " "Verilog HDL assignment warning at core.v(310): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(313) " "Verilog HDL assignment warning at core.v(313): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(314) " "Verilog HDL assignment warning at core.v(314): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037354 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(321) " "Verilog HDL assignment warning at core.v(321): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037355 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(388) " "Verilog HDL assignment warning at core.v(388): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037356 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(389) " "Verilog HDL assignment warning at core.v(389): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037356 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(390) " "Verilog HDL assignment warning at core.v(390): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037356 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(391) " "Verilog HDL assignment warning at core.v(391): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037356 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 core.v(408) " "Verilog HDL assignment warning at core.v(408): truncated value with size 32 to match size of target (12)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037357 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 core.v(414) " "Verilog HDL assignment warning at core.v(414): truncated value with size 32 to match size of target (8)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037357 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(420) " "Verilog HDL assignment warning at core.v(420): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037357 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(421) " "Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(421) " "Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(424) " "Verilog HDL assignment warning at core.v(424): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(437) " "Verilog HDL assignment warning at core.v(437): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(438) " "Verilog HDL assignment warning at core.v(438): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(438) " "Verilog HDL assignment warning at core.v(438): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(439) " "Verilog HDL assignment warning at core.v(439): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037358 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(461) " "Verilog HDL assignment warning at core.v(461): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037359 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(465) " "Verilog HDL assignment warning at core.v(465): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037359 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(483) " "Verilog HDL assignment warning at core.v(483): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037359 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(509) " "Verilog HDL assignment warning at core.v(509): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037360 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(519) " "Verilog HDL assignment warning at core.v(519): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037360 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(520) " "Verilog HDL assignment warning at core.v(520): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037360 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(530) " "Verilog HDL assignment warning at core.v(530): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037360 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(530) " "Verilog HDL assignment warning at core.v(530): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037360 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(556) " "Verilog HDL assignment warning at core.v(556): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037362 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(561) " "Verilog HDL assignment warning at core.v(561): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037362 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(568) " "Verilog HDL assignment warning at core.v(568): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037362 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(570) " "Verilog HDL assignment warning at core.v(570): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037362 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(572) " "Verilog HDL assignment warning at core.v(572): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037362 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(597) " "Verilog HDL assignment warning at core.v(597): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037363 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(598) " "Verilog HDL assignment warning at core.v(598): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037363 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(617) " "Verilog HDL assignment warning at core.v(617): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037363 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(627) " "Verilog HDL assignment warning at core.v(627): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037363 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(630) " "Verilog HDL assignment warning at core.v(630): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037363 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(655) " "Verilog HDL assignment warning at core.v(655): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037364 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(656) " "Verilog HDL assignment warning at core.v(656): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037365 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(653) " "Verilog HDL Case Statement information at core.v(653): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037365 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(664) " "Verilog HDL assignment warning at core.v(664): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037365 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(672) " "Verilog HDL assignment warning at core.v(672): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037365 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(673) " "Verilog HDL assignment warning at core.v(673): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037365 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(683) " "Verilog HDL assignment warning at core.v(683): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037366 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(693) " "Verilog HDL assignment warning at core.v(693): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037367 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(694) " "Verilog HDL assignment warning at core.v(694): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037367 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(702) " "Verilog HDL assignment warning at core.v(702): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037367 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 core.v(710) " "Verilog HDL assignment warning at core.v(710): truncated value with size 32 to match size of target (8)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037368 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(717) " "Verilog HDL assignment warning at core.v(717): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037368 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 core.v(727) " "Verilog HDL assignment warning at core.v(727): truncated value with size 32 to match size of target (12)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037368 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(735) " "Verilog HDL assignment warning at core.v(735): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037369 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(762) " "Verilog HDL assignment warning at core.v(762): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(763) " "Verilog HDL assignment warning at core.v(763): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(770) " "Verilog HDL assignment warning at core.v(770): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(771) " "Verilog HDL assignment warning at core.v(771): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(779) " "Verilog HDL assignment warning at core.v(779): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(780) " "Verilog HDL assignment warning at core.v(780): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037370 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(797) " "Verilog HDL assignment warning at core.v(797): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(803) " "Verilog HDL assignment warning at core.v(803): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(787) " "Verilog HDL Case Statement information at core.v(787): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 787 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(815) " "Verilog HDL assignment warning at core.v(815): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(816) " "Verilog HDL assignment warning at core.v(816): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(813) " "Verilog HDL Case Statement information at core.v(813): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 813 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(823) " "Verilog HDL assignment warning at core.v(823): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(824) " "Verilog HDL assignment warning at core.v(824): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(821) " "Verilog HDL Case Statement information at core.v(821): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 821 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037371 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(832) " "Verilog HDL assignment warning at core.v(832): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037372 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(833) " "Verilog HDL assignment warning at core.v(833): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037372 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(834) " "Verilog HDL assignment warning at core.v(834): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037372 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(840) " "Verilog HDL assignment warning at core.v(840): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037372 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(875) " "Verilog HDL assignment warning at core.v(875): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(876) " "Verilog HDL assignment warning at core.v(876): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(876) " "Verilog HDL assignment warning at core.v(876): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(877) " "Verilog HDL assignment warning at core.v(877): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(888) " "Verilog HDL assignment warning at core.v(888): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(889) " "Verilog HDL assignment warning at core.v(889): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(886) " "Verilog HDL Case Statement information at core.v(886): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 886 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037373 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(894) " "Verilog HDL Case Statement information at core.v(894): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 894 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037374 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(928) " "Verilog HDL assignment warning at core.v(928): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037374 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(920) " "Verilog HDL Case Statement information at core.v(920): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 920 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037374 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(980) " "Verilog HDL assignment warning at core.v(980): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037376 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(981) " "Verilog HDL assignment warning at core.v(981): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037376 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(978) " "Verilog HDL Case Statement information at core.v(978): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 978 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037376 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(998) " "Verilog HDL assignment warning at core.v(998): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037376 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(999) " "Verilog HDL assignment warning at core.v(999): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037376 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1011) " "Verilog HDL assignment warning at core.v(1011): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037377 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1012) " "Verilog HDL assignment warning at core.v(1012): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037377 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(378) " "Verilog HDL Casex/Casez warning at core.v(378): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 378 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1744263037378 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1042) " "Verilog HDL assignment warning at core.v(1042): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037393 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1051) " "Verilog HDL assignment warning at core.v(1051): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037394 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(1062) " "Verilog HDL Casex/Casez warning at core.v(1062): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1062 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1744263037394 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1075) " "Verilog HDL assignment warning at core.v(1075): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037395 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1084) " "Verilog HDL assignment warning at core.v(1084): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037395 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1088) " "Verilog HDL assignment warning at core.v(1088): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037395 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1114) " "Verilog HDL assignment warning at core.v(1114): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037395 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1123) " "Verilog HDL Case Statement information at core.v(1123): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1165) " "Verilog HDL assignment warning at core.v(1165): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1167) " "Verilog HDL assignment warning at core.v(1167): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1163) " "Verilog HDL Case Statement information at core.v(1163): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1163 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1176) " "Verilog HDL assignment warning at core.v(1176): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1172) " "Verilog HDL Case Statement information at core.v(1172): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037396 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1202) " "Verilog HDL assignment warning at core.v(1202): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037397 "|de0|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(99) " "Verilog HDL Case Statement information at core.v(99): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037397 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 core.v(1215) " "Verilog HDL assignment warning at core.v(1215): truncated value with size 32 to match size of target (6)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037402 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1216) " "Verilog HDL assignment warning at core.v(1216): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037402 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1219) " "Verilog HDL assignment warning at core.v(1219): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037402 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1220) " "Verilog HDL assignment warning at core.v(1220): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037402 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1225) " "Verilog HDL assignment warning at core.v(1225): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037402 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(1280) " "Verilog HDL assignment warning at core.v(1280): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037403 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "core.v(1286) " "Verilog HDL or VHDL warning at the core.v(1286): index expression is not wide enough to address all of the elements in the array" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1286 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1744263037403 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "core.v(1287) " "Verilog HDL or VHDL warning at the core.v(1287): index expression is not wide enough to address all of the elements in the array" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1287 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1744263037403 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(1307) " "Verilog HDL assignment warning at core.v(1307): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037403 "|de0|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 core.v(1308) " "Verilog HDL assignment warning at core.v(1308): truncated value with size 32 to match size of target (8)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/00_i386/core.v" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037403 "|de0|core:CORE"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x video.v(44) " "Verilog HDL Declaration information at video.v(44): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y video.v(45) " "Verilog HDL Declaration information at video.v(45): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video.v 1 1 " "Using design file video.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video video:VD " "Elaborating entity \"video\" for hierarchy \"video:VD\"" {  } { { "de0.v" "VD" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video.v(46) " "Verilog HDL assignment warning at video.v(46): truncated value with size 32 to match size of target (10)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 video.v(47) " "Verilog HDL assignment warning at video.v(47): truncated value with size 32 to match size of target (9)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video.v(48) " "Verilog HDL assignment warning at video.v(48): truncated value with size 32 to match size of target (10)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video.v(54) " "Verilog HDL assignment warning at video.v(54): truncated value with size 32 to match size of target (12)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(63) " "Verilog HDL assignment warning at video.v(63): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video.v(64) " "Verilog HDL assignment warning at video.v(64): truncated value with size 32 to match size of target (11)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 video.v(74) " "Verilog HDL assignment warning at video.v(74): truncated value with size 13 to match size of target (12)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 video.v(88) " "Verilog HDL assignment warning at video.v(88): truncated value with size 32 to match size of target (17)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 video.v(96) " "Verilog HDL assignment warning at video.v(96): truncated value with size 32 to match size of target (17)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 video.v(103) " "Verilog HDL assignment warning at video.v(103): truncated value with size 32 to match size of target (24)" {  } { { "video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/video.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037745 "|de0|video:VD"}
{ "Warning" "WSGN_SEARCH_FILE" "mem_common.v 1 1 " "Using design file mem_common.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_common " "Found entity 1: mem_common" {  } { { "mem_common.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_common.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_common mem_common:M0 " "Elaborating entity \"mem_common\" for hierarchy \"mem_common:M0\"" {  } { { "de0.v" "M0" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_common:M0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_common:M0\|altsyncram:altsyncram_component\"" {  } { { "mem_common.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_common.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_common:M0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_common:M0\|altsyncram:altsyncram_component\"" {  } { { "mem_common.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_common.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_common:M0\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_common:M0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_common.mif " "Parameter \"init_file\" = \"mem_common.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037774 ""}  } { { "mem_common.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_common.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bs2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bs2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bs2 " "Found entity 1: altsyncram_2bs2" {  } { { "db/altsyncram_2bs2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bs2 mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated " "Elaborating entity \"altsyncram_2bs2\" for hierarchy \"mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/decode_tma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_2bs2.tdf" "decode2" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/decode_m2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|decode_m2a:rden_decode_a " "Elaborating entity \"decode_m2a\" for hierarchy \"mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|decode_m2a:rden_decode_a\"" {  } { { "db/altsyncram_2bs2.tdf" "rden_decode_a" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dhb " "Found entity 1: mux_dhb" {  } { { "db/mux_dhb.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/mux_dhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dhb mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|mux_dhb:mux4 " "Elaborating entity \"mux_dhb\" for hierarchy \"mem_common:M0\|altsyncram:altsyncram_component\|altsyncram_2bs2:auto_generated\|mux_dhb:mux4\"" {  } { { "db/altsyncram_2bs2.tdf" "mux4" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_font.v 1 1 " "Using design file mem_font.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_font " "Found entity 1: mem_font" {  } { { "mem_font.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_font.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_font mem_font:M1 " "Elaborating entity \"mem_font\" for hierarchy \"mem_font:M1\"" {  } { { "de0.v" "M1" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_font:M1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_font:M1\|altsyncram:altsyncram_component\"" {  } { { "mem_font.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_font.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_font:M1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_font:M1\|altsyncram:altsyncram_component\"" {  } { { "mem_font.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_font.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_font:M1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_font:M1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mif_font.mif " "Parameter \"init_file\" = \"mif_font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037869 ""}  } { { "mem_font.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_font.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dur2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dur2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dur2 " "Found entity 1: altsyncram_dur2" {  } { { "db/altsyncram_dur2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_dur2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dur2 mem_font:M1\|altsyncram:altsyncram_component\|altsyncram_dur2:auto_generated " "Elaborating entity \"altsyncram_dur2\" for hierarchy \"mem_font:M1\|altsyncram:altsyncram_component\|altsyncram_dur2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_video.v 1 1 " "Using design file mem_video.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_video " "Found entity 1: mem_video" {  } { { "mem_video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_video.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_video mem_video:M2 " "Elaborating entity \"mem_video\" for hierarchy \"mem_video:M2\"" {  } { { "de0.v" "M2" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_video:M2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_video:M2\|altsyncram:altsyncram_component\"" {  } { { "mem_video.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_video.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_video:M2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_video:M2\|altsyncram:altsyncram_component\"" {  } { { "mem_video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_video.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_video:M2\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_video:M2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_video.mif " "Parameter \"init_file\" = \"mem_video.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037892 ""}  } { { "mem_video.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_video.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1s2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1s2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1s2 " "Found entity 1: altsyncram_g1s2" {  } { { "db/altsyncram_g1s2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_g1s2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g1s2 mem_video:M2\|altsyncram:altsyncram_component\|altsyncram_g1s2:auto_generated " "Elaborating entity \"altsyncram_g1s2\" for hierarchy \"mem_video:M2\|altsyncram:altsyncram_component\|altsyncram_g1s2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_hires.v 1 1 " "Using design file mem_hires.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_hires " "Found entity 1: mem_hires" {  } { { "mem_hires.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_hires.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_hires mem_hires:M3 " "Elaborating entity \"mem_hires\" for hierarchy \"mem_hires:M3\"" {  } { { "de0.v" "M3" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_hires:M3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_hires:M3\|altsyncram:altsyncram_component\"" {  } { { "mem_hires.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_hires.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_hires:M3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_hires:M3\|altsyncram:altsyncram_component\"" {  } { { "mem_hires.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_hires.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_hires:M3\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_hires:M3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_hires.mif " "Parameter \"init_file\" = \"mem_hires.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037914 ""}  } { { "mem_hires.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_hires.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7s2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7s2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7s2 " "Found entity 1: altsyncram_k7s2" {  } { { "db/altsyncram_k7s2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_k7s2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7s2 mem_hires:M3\|altsyncram:altsyncram_component\|altsyncram_k7s2:auto_generated " "Elaborating entity \"altsyncram_k7s2\" for hierarchy \"mem_hires:M3\|altsyncram:altsyncram_component\|altsyncram_k7s2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_dac.v 1 1 " "Using design file mem_dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_dac " "Found entity 1: mem_dac" {  } { { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_dac mem_dac:M4 " "Elaborating entity \"mem_dac\" for hierarchy \"mem_dac:M4\"" {  } { { "de0.v" "M4" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_dac:M4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_dac:M4\|altsyncram:altsyncram_component\"" {  } { { "mem_dac.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_dac:M4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_dac:M4\|altsyncram:altsyncram_component\"" {  } { { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_dac:M4\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_dac:M4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mif_dac.mif " "Parameter \"init_file\" = \"mif_dac.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744263037954 ""}  } { { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744263037954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmr2 " "Found entity 1: altsyncram_qmr2" {  } { { "db/altsyncram_qmr2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263037973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmr2 mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated " "Elaborating entity \"altsyncram_qmr2\" for hierarchy \"mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "command COMMAND sd.v(11) " "Verilog HDL Declaration information at sd.v(11): object \"command\" differs only in case from object \"COMMAND\" in the same scope" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744263037976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd.v 1 1 " "Using design file sd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd " "Found entity 1: sd" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744263037976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744263037976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:SD " "Elaborating entity \"sd\" for hierarchy \"sd:SD\"" {  } { { "de0.v" "SD" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263037977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sd.v(78) " "Verilog HDL assignment warning at sd.v(78): truncated value with size 32 to match size of target (18)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(97) " "Verilog HDL assignment warning at sd.v(97): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(102) " "Verilog HDL assignment warning at sd.v(102): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd.v(120) " "Verilog HDL assignment warning at sd.v(120): truncated value with size 32 to match size of target (3)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(139) " "Verilog HDL assignment warning at sd.v(139): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sd.v(140) " "Verilog HDL assignment warning at sd.v(140): truncated value with size 32 to match size of target (12)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(148) " "Verilog HDL assignment warning at sd.v(148): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(164) " "Verilog HDL assignment warning at sd.v(164): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sd.v(165) " "Verilog HDL assignment warning at sd.v(165): truncated value with size 32 to match size of target (12)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(203) " "Verilog HDL assignment warning at sd.v(203): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sd.v(207) " "Verilog HDL assignment warning at sd.v(207): truncated value with size 8 to match size of target (6)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sd.v(208) " "Verilog HDL assignment warning at sd.v(208): truncated value with size 8 to match size of target (6)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(210) " "Verilog HDL assignment warning at sd.v(210): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sd.v(210) " "Verilog HDL assignment warning at sd.v(210): truncated value with size 32 to match size of target (12)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sd.v(214) " "Verilog HDL assignment warning at sd.v(214): truncated value with size 8 to match size of target (6)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd.v(221) " "Verilog HDL assignment warning at sd.v(221): truncated value with size 32 to match size of target (8)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sd.v(240) " "Verilog HDL assignment warning at sd.v(240): truncated value with size 32 to match size of target (12)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 sd.v(247) " "Verilog HDL assignment warning at sd.v(247): truncated value with size 12 to match size of target (9)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sd.v(251) " "Verilog HDL assignment warning at sd.v(251): truncated value with size 32 to match size of target (12)" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd.v(63) " "Verilog HDL Case Statement information at sd.v(63): all case item expressions in this case statement are onehot" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i sd.v(20) " "Output port \"i\" at sd.v(20) has no driver" {  } { { "sd.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/sd.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744263037979 "|de0|sd:SD"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[12\] " "Synthesized away node \"mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qmr2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[13\] " "Synthesized away node \"mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qmr2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[14\] " "Synthesized away node \"mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qmr2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[15\] " "Synthesized away node \"mem_dac:M4\|altsyncram:altsyncram_component\|altsyncram_qmr2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qmr2.tdf" "" { Text "/home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem_dac.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/mem_dac.v" 46 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 269 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744263038203 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|pll:u0|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|pll:u0|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[4\] " "Synthesized away node \"pll:u0\|altera_pll:altera_pll_i\|outclk_wire\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/pll.v" 50 0 0 } } { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263038203 "|de0|pll:u0|altera_pll:altera_pll_i|general[4].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744263038203 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744263038203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744263067226 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DATA\[3\]\" and its non-tri-state driver." {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 52 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1744263067255 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1744263067255 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1744263067255 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1744263067255 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263072297 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DATA\[3\]~synth " "Node \"SD_DATA\[3\]~synth\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263072297 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1744263072297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744263072297 "|de0|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744263072297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744263072482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133 " "133 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744263078452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fox/dev/03_x86/00_i386/de0/output_files/de0.map.smsg " "Generated suppressed messages file /home/fox/dev/03_x86/00_i386/de0/output_files/de0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263078566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744263078897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744263078897 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:u0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:u0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1744263078971 ""}  } { { "altera_pll.v" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1744263078971 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:u0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:u0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1744263078979 ""}  } { { "altera_pll.v" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1744263078979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0.v" "" { Text "/home/fox/dev/03_x86/00_i386/de0/de0.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744263079137 "|de0|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744263079137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5853 " "Implemented 5853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5358 " "Implemented 5358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_RAMS" "284 " "Implemented 284 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1744263079146 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744263079146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744263079146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744263079162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 08:31:19 2025 " "Processing ended: Thu Apr 10 08:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744263079162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744263079162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744263079162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744263079162 ""}
