#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561b85d15b30 .scope module, "tb" "tb" 2 10;
 .timescale -9 -12;
v0x561b85d36760_0 .var "clk", 0 0;
v0x561b85d36820_0 .net "inputs", 7 0, L_0x561b85d36b30;  1 drivers
v0x561b85d368e0_0 .var "instr", 5 0;
v0x561b85d36980_0 .net "outputs", 7 0, v0x561b85d356f0_0;  1 drivers
v0x561b85d36a40_0 .var "reset", 0 0;
L_0x561b85d36b30 .concat [ 1 1 6 0], v0x561b85d36760_0, v0x561b85d36a40_0, v0x561b85d368e0_0;
S_0x561b85cf22d0 .scope module, "McCoy" "aidan_McCoy" 2 23, 3 9 0, S_0x561b85d15b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
v0x561b85d35090_0 .net "aluFun", 0 0, v0x561b85d30a70_0;  1 drivers
v0x561b85d351a0_0 .net "aluOut", 5 0, L_0x561b85d376e0;  1 drivers
v0x561b85d35260_0 .net "bez", 0 0, v0x561b85d30b30_0;  1 drivers
v0x561b85d35350_0 .net "clk", 0 0, L_0x561b85d36c20;  1 drivers
v0x561b85d353f0_0 .net "imm", 5 0, L_0x561b85d37280;  1 drivers
v0x561b85d35530_0 .net "instr", 5 0, L_0x561b85d36f10;  1 drivers
v0x561b85d35610_0 .net "io_in", 7 0, L_0x561b85d36b30;  alias, 1 drivers
v0x561b85d356f0_0 .var "io_out", 7 0;
v0x561b85d357d0_0 .net "ja", 0 0, v0x561b85d30c00_0;  1 drivers
v0x561b85d35900_0 .net "newx8", 5 0, v0x561b85d34e50_0;  1 drivers
v0x561b85d35a10_0 .net "nextPC", 5 0, v0x561b85d32c20_0;  1 drivers
v0x561b85d35b20_0 .net "op1", 5 0, v0x561b85d316b0_0;  1 drivers
v0x561b85d35c30_0 .net "op1Sel", 0 0, v0x561b85d30d00_0;  1 drivers
v0x561b85d35d20_0 .net "op2", 5 0, v0x561b85d31e70_0;  1 drivers
v0x561b85d35e30_0 .net "op2Sel", 1 0, v0x561b85d30da0_0;  1 drivers
v0x561b85d35f40_0 .net "pc", 5 0, v0x561b85d32360_0;  1 drivers
v0x561b85d36000_0 .net "pc1", 5 0, L_0x561b85d37540;  1 drivers
v0x561b85d36110_0 .net "pcSel", 0 0, v0x561b85d303c0_0;  1 drivers
v0x561b85d36200_0 .net "regOut", 5 0, v0x561b85d33270_0;  1 drivers
v0x561b85d362c0_0 .net "reset", 0 0, L_0x561b85d36d50;  1 drivers
v0x561b85d36360_0 .net "writeReg", 0 0, v0x561b85d30f50_0;  1 drivers
v0x561b85d36400_0 .net "writex8", 0 0, v0x561b85d31010_0;  1 drivers
v0x561b85d364f0_0 .net "x8", 5 0, v0x561b85d34740_0;  1 drivers
v0x561b85d36640_0 .net "x8Sel", 1 0, v0x561b85d310d0_0;  1 drivers
E_0x561b85cc8b90 .event posedge, v0x561b85d32490_0;
L_0x561b85d36c20 .part L_0x561b85d36b30, 0, 1;
L_0x561b85d36d50 .part L_0x561b85d36b30, 1, 1;
L_0x561b85d36f10 .part L_0x561b85d36b30, 2, 6;
L_0x561b85d36fb0 .part L_0x561b85d36f10, 0, 3;
L_0x561b85d37410 .part L_0x561b85d36f10, 3, 3;
L_0x561b85d37810 .part L_0x561b85d36f10, 3, 3;
S_0x561b85ce1db0 .scope module, "adder" "add1" 3 56, 4 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 6 "out";
L_0x7f4ea9f530a8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x561b85ce25d0_0 .net/2u *"_ivl_0", 5 0, L_0x7f4ea9f530a8;  1 drivers
v0x561b85cce1e0_0 .net "in", 5 0, v0x561b85d32360_0;  alias, 1 drivers
v0x561b85d13820_0 .net "out", 5 0, L_0x561b85d37540;  alias, 1 drivers
L_0x561b85d37540 .arith/sum 6, v0x561b85d32360_0, L_0x7f4ea9f530a8;
S_0x561b85d2fb30 .scope module, "aluBlock" "alu" 3 66, 5 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op1";
    .port_info 1 /INPUT 6 "op2";
    .port_info 2 /INPUT 1 "aluFun";
    .port_info 3 /OUTPUT 6 "aluOut";
v0x561b85d12670_0 .net "aluFun", 0 0, v0x561b85d30a70_0;  alias, 1 drivers
v0x561b85d11270_0 .net "aluOut", 5 0, L_0x561b85d376e0;  alias, 1 drivers
v0x561b85d2fd70_0 .net "op1", 5 0, v0x561b85d316b0_0;  alias, 1 drivers
v0x561b85d2fe30_0 .net "op2", 5 0, v0x561b85d31e70_0;  alias, 1 drivers
L_0x561b85d376e0 .arith/sum 6, v0x561b85d316b0_0, v0x561b85d31e70_0;
S_0x561b85d2ff90 .scope module, "branchBlock" "branch" 3 58, 6 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "x8";
    .port_info 1 /INPUT 1 "bez";
    .port_info 2 /INPUT 1 "ja";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "pcSel";
v0x561b85d30220_0 .net "bez", 0 0, v0x561b85d30b30_0;  alias, 1 drivers
v0x561b85d30300_0 .net "ja", 0 0, v0x561b85d30c00_0;  alias, 1 drivers
v0x561b85d303c0_0 .var "pcSel", 0 0;
v0x561b85d30490_0 .net "reset", 0 0, L_0x561b85d36d50;  alias, 1 drivers
v0x561b85d30550_0 .net "x8", 5 0, v0x561b85d34740_0;  alias, 1 drivers
E_0x561b85d15000 .event edge, v0x561b85d30490_0, v0x561b85d30300_0, v0x561b85d30220_0, v0x561b85d30550_0;
S_0x561b85d30720 .scope module, "decoderBlock" "decoder" 3 45, 7 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "bez";
    .port_info 2 /OUTPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "aluFun";
    .port_info 4 /OUTPUT 1 "op1";
    .port_info 5 /OUTPUT 2 "op2";
    .port_info 6 /OUTPUT 1 "writeReg";
    .port_info 7 /OUTPUT 1 "writex8";
    .port_info 8 /OUTPUT 2 "x8Sel";
v0x561b85d30a70_0 .var "aluFun", 0 0;
v0x561b85d30b30_0 .var "bez", 0 0;
v0x561b85d30c00_0 .var "ja", 0 0;
v0x561b85d30d00_0 .var "op1", 0 0;
v0x561b85d30da0_0 .var "op2", 1 0;
v0x561b85d30e90_0 .net "opcode", 2 0, L_0x561b85d36fb0;  1 drivers
v0x561b85d30f50_0 .var "writeReg", 0 0;
v0x561b85d31010_0 .var "writex8", 0 0;
v0x561b85d310d0_0 .var "x8Sel", 1 0;
E_0x561b85d157d0 .event edge, v0x561b85d30e90_0;
S_0x561b85d312d0 .scope module, "op1Mux" "mux2" 3 62, 8 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x561b85d314f0_0 .net "in0", 5 0, v0x561b85d33270_0;  alias, 1 drivers
v0x561b85d315f0_0 .net "in1", 5 0, v0x561b85d34740_0;  alias, 1 drivers
v0x561b85d316b0_0 .var "out", 5 0;
v0x561b85d317b0_0 .net "sel", 0 0, v0x561b85d30d00_0;  alias, 1 drivers
E_0x561b85d15810 .event edge, v0x561b85d30d00_0, v0x561b85d314f0_0, v0x561b85d30550_0;
S_0x561b85d318d0 .scope module, "op2Mux" "mux3" 3 64, 9 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 6 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 6 "out";
v0x561b85d31bc0_0 .net "in0", 5 0, v0x561b85d33270_0;  alias, 1 drivers
v0x561b85d31cd0_0 .net "in1", 5 0, v0x561b85d32360_0;  alias, 1 drivers
L_0x7f4ea9f530f0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x561b85d31da0_0 .net "in2", 5 0, L_0x7f4ea9f530f0;  1 drivers
v0x561b85d31e70_0 .var "out", 5 0;
v0x561b85d31f60_0 .net "sel", 1 0, v0x561b85d30da0_0;  alias, 1 drivers
E_0x561b85d31b30 .event edge, v0x561b85d30da0_0, v0x561b85d314f0_0, v0x561b85cce1e0_0, v0x561b85d31da0_0;
S_0x561b85d32100 .scope module, "pcBlock" "pc" 3 54, 10 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "nextPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 6 "PC";
v0x561b85d32360_0 .var "PC", 5 0;
v0x561b85d32490_0 .net "clk", 0 0, L_0x561b85d36c20;  alias, 1 drivers
v0x561b85d32550_0 .net "nextPC", 5 0, v0x561b85d32c20_0;  alias, 1 drivers
v0x561b85d32610_0 .net "reset", 0 0, L_0x561b85d36d50;  alias, 1 drivers
E_0x561b85d322e0 .event negedge, v0x561b85d32490_0;
S_0x561b85d32770 .scope module, "pcMux" "mux2" 3 52, 8 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x561b85d32a40_0 .net "in0", 5 0, L_0x561b85d376e0;  alias, 1 drivers
v0x561b85d32b50_0 .net "in1", 5 0, L_0x561b85d37540;  alias, 1 drivers
v0x561b85d32c20_0 .var "out", 5 0;
v0x561b85d32d20_0 .net "sel", 0 0, v0x561b85d303c0_0;  alias, 1 drivers
E_0x561b85d329c0 .event edge, v0x561b85d303c0_0, v0x561b85d11270_0, v0x561b85d13820_0;
S_0x561b85d32e40 .scope module, "regBlock" "register" 3 70, 11 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "regAddr";
    .port_info 3 /INPUT 6 "x8";
    .port_info 4 /INPUT 1 "writeReg";
    .port_info 5 /OUTPUT 6 "out";
v0x561b85d331b0_0 .net "clk", 0 0, L_0x561b85d36c20;  alias, 1 drivers
v0x561b85d33270_0 .var "out", 5 0;
v0x561b85d33310_0 .net "regAddr", 2 0, L_0x561b85d37810;  1 drivers
v0x561b85d333d0 .array "registers", 0 7, 5 0;
v0x561b85d335e0_0 .net "reset", 0 0, L_0x561b85d36d50;  alias, 1 drivers
v0x561b85d33720_0 .net "writeReg", 0 0, v0x561b85d30f50_0;  alias, 1 drivers
v0x561b85d337c0_0 .net "x8", 5 0, v0x561b85d34740_0;  alias, 1 drivers
v0x561b85d333d0_0 .array/port v0x561b85d333d0, 0;
v0x561b85d333d0_1 .array/port v0x561b85d333d0, 1;
v0x561b85d333d0_2 .array/port v0x561b85d333d0, 2;
E_0x561b85d33100/0 .event edge, v0x561b85d33310_0, v0x561b85d333d0_0, v0x561b85d333d0_1, v0x561b85d333d0_2;
v0x561b85d333d0_3 .array/port v0x561b85d333d0, 3;
v0x561b85d333d0_4 .array/port v0x561b85d333d0, 4;
v0x561b85d333d0_5 .array/port v0x561b85d333d0, 5;
v0x561b85d333d0_6 .array/port v0x561b85d333d0, 6;
E_0x561b85d33100/1 .event edge, v0x561b85d333d0_3, v0x561b85d333d0_4, v0x561b85d333d0_5, v0x561b85d333d0_6;
v0x561b85d333d0_7 .array/port v0x561b85d333d0, 7;
E_0x561b85d33100/2 .event edge, v0x561b85d333d0_7;
E_0x561b85d33100 .event/or E_0x561b85d33100/0, E_0x561b85d33100/1, E_0x561b85d33100/2;
S_0x561b85d339b0 .scope module, "signBlock" "iSign" 3 48, 12 8 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "imm";
    .port_info 1 /OUTPUT 6 "out";
v0x561b85d33bb0_0 .net *"_ivl_1", 0 0, L_0x561b85d37050;  1 drivers
L_0x7f4ea9f53018 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x561b85d33cb0_0 .net/2u *"_ivl_2", 2 0, L_0x7f4ea9f53018;  1 drivers
v0x561b85d33d90_0 .net *"_ivl_4", 5 0, L_0x561b85d370f0;  1 drivers
L_0x7f4ea9f53060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b85d33e50_0 .net/2u *"_ivl_6", 2 0, L_0x7f4ea9f53060;  1 drivers
v0x561b85d33f30_0 .net *"_ivl_8", 5 0, L_0x561b85d37190;  1 drivers
v0x561b85d34060_0 .net "imm", 2 0, L_0x561b85d37410;  1 drivers
v0x561b85d34140_0 .net "out", 5 0, L_0x561b85d37280;  alias, 1 drivers
L_0x561b85d37050 .part L_0x561b85d37410, 2, 1;
L_0x561b85d370f0 .concat [ 3 3 0 0], L_0x561b85d37410, L_0x7f4ea9f53018;
L_0x561b85d37190 .concat [ 3 3 0 0], L_0x561b85d37410, L_0x7f4ea9f53060;
L_0x561b85d37280 .functor MUXZ 6, L_0x561b85d37190, L_0x561b85d370f0, L_0x561b85d37050, C4<>;
S_0x561b85d34280 .scope module, "x8Block" "x8" 3 73, 13 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "newx8";
    .port_info 1 /INPUT 1 "writex8";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 6 "x8";
v0x561b85d344d0_0 .net "clk", 0 0, L_0x561b85d36c20;  alias, 1 drivers
v0x561b85d345c0_0 .net "newx8", 5 0, v0x561b85d34e50_0;  alias, 1 drivers
v0x561b85d346a0_0 .net "writex8", 0 0, v0x561b85d31010_0;  alias, 1 drivers
v0x561b85d34740_0 .var "x8", 5 0;
S_0x561b85d34870 .scope module, "x8Mux" "mux3" 3 75, 9 7 0, S_0x561b85cf22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 6 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 6 "out";
v0x561b85d34b60_0 .net "in0", 5 0, v0x561b85d33270_0;  alias, 1 drivers
v0x561b85d34c40_0 .net "in1", 5 0, L_0x561b85d37280;  alias, 1 drivers
v0x561b85d34d30_0 .net "in2", 5 0, L_0x561b85d376e0;  alias, 1 drivers
v0x561b85d34e50_0 .var "out", 5 0;
v0x561b85d34ef0_0 .net "sel", 1 0, v0x561b85d310d0_0;  alias, 1 drivers
E_0x561b85d34ad0 .event edge, v0x561b85d310d0_0, v0x561b85d314f0_0, v0x561b85d34140_0, v0x561b85d11270_0;
    .scope S_0x561b85d30720;
T_0 ;
    %wait E_0x561b85d157d0;
    %load/vec4 v0x561b85d30e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d30da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d30a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d30f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d31010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b85d310d0_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561b85d32770;
T_1 ;
    %wait E_0x561b85d329c0;
    %load/vec4 v0x561b85d32d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x561b85d32a40_0;
    %store/vec4 v0x561b85d32c20_0, 0, 6;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x561b85d32b50_0;
    %store/vec4 v0x561b85d32c20_0, 0, 6;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561b85d32100;
T_2 ;
    %wait E_0x561b85d322e0;
    %load/vec4 v0x561b85d32610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b85d32360_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561b85d32550_0;
    %assign/vec4 v0x561b85d32360_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561b85d2ff90;
T_3 ;
    %wait E_0x561b85d15000;
    %load/vec4 v0x561b85d30490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d303c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b85d30300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d303c0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561b85d30220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x561b85d30550_0;
    %pad/u 8;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %store/vec4 v0x561b85d303c0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d303c0_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561b85d312d0;
T_4 ;
    %wait E_0x561b85d15810;
    %load/vec4 v0x561b85d317b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x561b85d314f0_0;
    %store/vec4 v0x561b85d316b0_0, 0, 6;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x561b85d315f0_0;
    %store/vec4 v0x561b85d316b0_0, 0, 6;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561b85d318d0;
T_5 ;
    %wait E_0x561b85d31b30;
    %load/vec4 v0x561b85d31f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x561b85d31bc0_0;
    %store/vec4 v0x561b85d31e70_0, 0, 6;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x561b85d31cd0_0;
    %store/vec4 v0x561b85d31e70_0, 0, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x561b85d31da0_0;
    %store/vec4 v0x561b85d31e70_0, 0, 6;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x561b85d31da0_0;
    %store/vec4 v0x561b85d31e70_0, 0, 6;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561b85d32e40;
T_6 ;
    %wait E_0x561b85d322e0;
    %load/vec4 v0x561b85d33720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x561b85d33310_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x561b85d337c0_0;
    %load/vec4 v0x561b85d33310_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b85d333d0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b85d333d0, 0, 4;
T_6.3 ;
T_6.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b85d333d0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561b85d32e40;
T_7 ;
    %wait E_0x561b85d33100;
    %load/vec4 v0x561b85d33310_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561b85d333d0, 4;
    %store/vec4 v0x561b85d33270_0, 0, 6;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561b85d34280;
T_8 ;
    %wait E_0x561b85d322e0;
    %load/vec4 v0x561b85d346a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561b85d345c0_0;
    %store/vec4 v0x561b85d34740_0, 0, 6;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561b85d34740_0;
    %store/vec4 v0x561b85d34740_0, 0, 6;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561b85d34870;
T_9 ;
    %wait E_0x561b85d34ad0;
    %load/vec4 v0x561b85d34ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x561b85d34b60_0;
    %store/vec4 v0x561b85d34e50_0, 0, 6;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x561b85d34c40_0;
    %store/vec4 v0x561b85d34e50_0, 0, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x561b85d34d30_0;
    %store/vec4 v0x561b85d34e50_0, 0, 6;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x561b85d34d30_0;
    %store/vec4 v0x561b85d34e50_0, 0, 6;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561b85cf22d0;
T_10 ;
    %wait E_0x561b85cc8b90;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561b85d35f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b85d356f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561b85cf22d0;
T_11 ;
    %wait E_0x561b85d322e0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561b85d364f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b85d356f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561b85d15b30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d36760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d36a40_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %end;
    .thread T_12;
    .scope S_0x561b85d15b30;
T_13 ;
    %delay 1000, 0;
    %load/vec4 v0x561b85d36760_0;
    %inv;
    %store/vec4 v0x561b85d36760_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b85d15b30;
T_14 ;
    %vpi_call 2 29 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561b85d15b30 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b85d36a40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b85d36a40_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 1000, 0;
    %vpi_call 2 47 "$display", "Expected value: 2 + 3 = 5. Output: %d", v0x561b85d36980_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x561b85d368e0_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x561b85d36980_0;
    %vpi_call 2 53 "$display", "Expected value: 2 + -4 = -2. Output: %d", S<0,vec4,s8> {1 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "add_sub_tb.v";
    "mccoy.v";
    "./add1.v";
    "./alu.v";
    "./branch.v";
    "./decoder.v";
    "./mux2.v";
    "./mux3.v";
    "./pc.v";
    "./register.v";
    "./iSign.v";
    "./x8.v";
