{
	"Name": "Main",
	"Doc": "Configs and statuses must occupy exactly two registers.\nC1 and S2 must get the first free address, and C2 and S1 must get the next address.\nAccess masks must not overlap.",
	"IsArray": false,
	"Count": 1,
	"Masters": 1,
	"Reset": "",
	"Width": 32,
	"Sizes": {
		"BlockAligned": 4,
		"Compact": 3,
		"Own": 3
	},
	"AddrSpace": {
		"Start": 0,
		"End": 3
	},
	"Consts": {
		"Bools": null,
		"BoolLists": null,
		"Floats": null,
		"Ints": null,
		"IntLists": null,
		"Strings": null
	},
	"Blackboxes": null,
	"Configs": [
		{
			"Name": "C1",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"InitValue": "",
			"Range": null,
			"ReadValue": "",
			"ResetValue": "",
			"Width": 20,
			"Access": {
				"Type": "SingleOneReg",
				"Addr": 1,
				"StartBit": 0,
				"EndBit": 19
			}
		},
		{
			"Name": "C2",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"InitValue": "",
			"Range": null,
			"ReadValue": "",
			"ResetValue": "",
			"Width": 14,
			"Access": {
				"Type": "SingleOneReg",
				"Addr": 2,
				"StartBit": 0,
				"EndBit": 13
			}
		}
	],
	"Irqs": null,
	"Masks": null,
	"Memories": null,
	"Procs": null,
	"Statics": [
		{
			"Name": "ID",
			"Doc": "Bus identifier.",
			"IsArray": false,
			"Count": 1,
			"InitValue": "x\"9fee0762\"",
			"ReadValue": "",
			"ResetValue": "",
			"Width": 32,
			"Access": {
				"Type": "SingleOneReg",
				"Addr": 0,
				"StartBit": 0,
				"EndBit": 31
			}
		}
	],
	"Statuses": [
		{
			"Name": "S1",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"ReadValue": "",
			"Width": 18,
			"Access": {
				"Type": "SingleOneReg",
				"Addr": 2,
				"StartBit": 14,
				"EndBit": 31
			}
		},
		{
			"Name": "S2",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"ReadValue": "",
			"Width": 12,
			"Access": {
				"Type": "SingleOneReg",
				"Addr": 1,
				"StartBit": 20,
				"EndBit": 31
			}
		}
	],
	"Streams": null,
	"Subblocks": null
}