============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 12:09:50 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 41 trigger nets, 41 data nets.
KIT-1004 : Chipwatcher code = 0001001100011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=41,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2215/31 useful/useless nets, 1226/6 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 1880/6 useful/useless nets, 1668/6 useful/useless insts
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-1032 : 1878/2 useful/useless nets, 1666/0 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1853/16 useful/useless nets, 1645/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 450 better
SYN-1014 : Optimize round 2
SYN-1032 : 1502/60 useful/useless nets, 1294/64 useful/useless insts
SYN-1015 : Optimize round 2, 129 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1518/153 useful/useless nets, 1328/45 useful/useless insts
SYN-1016 : Merged 14 instances.
SYN-2571 : Optimize after map_dsp, round 1, 212 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 38 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 18 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2002/22 useful/useless nets, 1812/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7514, tnet num: 2002, tinst num: 1811, tnode num: 9583, tedge num: 11290.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 235 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 233 (3.47), #lev = 7 (1.83)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 553 instances into 233 LUTs, name keeping = 74%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 402 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.577327s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (85.2%)

RUN-1004 : used memory is 148 MB, reserved memory is 114 MB, peak memory is 162 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (282 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1206 instances
RUN-0007 : 442 luts, 574 seqs, 92 mslices, 55 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1416 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 512 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     246     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     319     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1204 instances, 442 luts, 574 seqs, 147 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6187, tnet num: 1414, tinst num: 1204, tnode num: 8404, tedge num: 10271.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214565s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 339140
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1204.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 210468, overlap = 42.75
PHY-3002 : Step(2): len = 141510, overlap = 40.5
PHY-3002 : Step(3): len = 105200, overlap = 36
PHY-3002 : Step(4): len = 76195.6, overlap = 36
PHY-3002 : Step(5): len = 62565.9, overlap = 38.25
PHY-3002 : Step(6): len = 54217.5, overlap = 42.75
PHY-3002 : Step(7): len = 45347.9, overlap = 42.75
PHY-3002 : Step(8): len = 40145.2, overlap = 42.75
PHY-3002 : Step(9): len = 37374.2, overlap = 38.25
PHY-3002 : Step(10): len = 35479.9, overlap = 38.25
PHY-3002 : Step(11): len = 32627.3, overlap = 42.75
PHY-3002 : Step(12): len = 30652.9, overlap = 42.75
PHY-3002 : Step(13): len = 29595.7, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61899e-06
PHY-3002 : Step(14): len = 28809.7, overlap = 33.75
PHY-3002 : Step(15): len = 28911.6, overlap = 38.25
PHY-3002 : Step(16): len = 28300.1, overlap = 38.25
PHY-3002 : Step(17): len = 27342.9, overlap = 31.5
PHY-3002 : Step(18): len = 25915.8, overlap = 34.2188
PHY-3002 : Step(19): len = 25804.6, overlap = 33.75
PHY-3002 : Step(20): len = 25363.6, overlap = 29.5
PHY-3002 : Step(21): len = 24834.6, overlap = 34.5
PHY-3002 : Step(22): len = 24783.9, overlap = 34.0625
PHY-3002 : Step(23): len = 24871.9, overlap = 30.875
PHY-3002 : Step(24): len = 24247.6, overlap = 30
PHY-3002 : Step(25): len = 23879.5, overlap = 38.7188
PHY-3002 : Step(26): len = 24056.6, overlap = 38.9062
PHY-3002 : Step(27): len = 23922.6, overlap = 37.0312
PHY-3002 : Step(28): len = 23910.6, overlap = 36.3438
PHY-3002 : Step(29): len = 23399.6, overlap = 35.6875
PHY-3002 : Step(30): len = 22369, overlap = 39.3438
PHY-3002 : Step(31): len = 22518, overlap = 39.8125
PHY-3002 : Step(32): len = 22187.1, overlap = 40.3438
PHY-3002 : Step(33): len = 22098.5, overlap = 41.5938
PHY-3002 : Step(34): len = 21072.9, overlap = 40.0938
PHY-3002 : Step(35): len = 20978.1, overlap = 40.2812
PHY-3002 : Step(36): len = 20503, overlap = 41.5
PHY-3002 : Step(37): len = 20535.1, overlap = 42.0938
PHY-3002 : Step(38): len = 20037.3, overlap = 43.9062
PHY-3002 : Step(39): len = 20037.3, overlap = 43.9062
PHY-3002 : Step(40): len = 19769.5, overlap = 45.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23798e-06
PHY-3002 : Step(41): len = 20096.6, overlap = 48.0312
PHY-3002 : Step(42): len = 20107.4, overlap = 48.0312
PHY-3002 : Step(43): len = 20107.4, overlap = 48.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47596e-06
PHY-3002 : Step(44): len = 20662.9, overlap = 52.75
PHY-3002 : Step(45): len = 20737.6, overlap = 52.8125
PHY-3002 : Step(46): len = 20933.7, overlap = 57.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.29519e-05
PHY-3002 : Step(47): len = 21117.7, overlap = 57.25
PHY-3002 : Step(48): len = 21117.7, overlap = 57.25
PHY-3002 : Step(49): len = 21199.7, overlap = 57.5
PHY-3002 : Step(50): len = 21199.7, overlap = 57.5
PHY-3002 : Step(51): len = 21272.3, overlap = 57.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.59038e-05
PHY-3002 : Step(52): len = 21478.8, overlap = 58.0625
PHY-3002 : Step(53): len = 21536, overlap = 58.0625
PHY-3002 : Step(54): len = 22027.9, overlap = 55.8125
PHY-3002 : Step(55): len = 21791.9, overlap = 57.8125
PHY-3002 : Step(56): len = 21865.7, overlap = 55.5625
PHY-3002 : Step(57): len = 21865.7, overlap = 55.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.18077e-05
PHY-3002 : Step(58): len = 21976.7, overlap = 55.5
PHY-3002 : Step(59): len = 22012.5, overlap = 55.5
PHY-3002 : Step(60): len = 22218.3, overlap = 51
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000103615
PHY-3002 : Step(61): len = 22256.9, overlap = 46.5
PHY-3002 : Step(62): len = 22266.8, overlap = 46.5
PHY-3002 : Step(63): len = 22287.5, overlap = 46.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000207231
PHY-3002 : Step(64): len = 22314.1, overlap = 46.5625
PHY-3002 : Step(65): len = 22327.9, overlap = 44.4688
PHY-3002 : Step(66): len = 22330.9, overlap = 44.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010879s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42762e-06
PHY-3002 : Step(67): len = 25315.5, overlap = 29.625
PHY-3002 : Step(68): len = 25315.5, overlap = 29.625
PHY-3002 : Step(69): len = 24793, overlap = 30.8125
PHY-3002 : Step(70): len = 24793, overlap = 30.8125
PHY-3002 : Step(71): len = 24892.1, overlap = 31.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85523e-06
PHY-3002 : Step(72): len = 24669.1, overlap = 31.0312
PHY-3002 : Step(73): len = 24669.1, overlap = 31.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37105e-05
PHY-3002 : Step(74): len = 25010.1, overlap = 26.8438
PHY-3002 : Step(75): len = 25010.1, overlap = 26.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.74209e-05
PHY-3002 : Step(76): len = 25121.2, overlap = 26.8125
PHY-3002 : Step(77): len = 25242.8, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.18946e-05
PHY-3002 : Step(78): len = 26097.5, overlap = 26.9688
PHY-3002 : Step(79): len = 26587.3, overlap = 26.1875
PHY-3002 : Step(80): len = 26637.8, overlap = 23.25
PHY-3002 : Step(81): len = 26856.5, overlap = 16
PHY-3002 : Step(82): len = 26478.8, overlap = 16.3438
PHY-3002 : Step(83): len = 26564.8, overlap = 15.5312
PHY-3002 : Step(84): len = 26633.7, overlap = 15.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000103789
PHY-3002 : Step(85): len = 26037.5, overlap = 15.3125
PHY-3002 : Step(86): len = 26037.5, overlap = 15.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000207578
PHY-3002 : Step(87): len = 26003.7, overlap = 15.0312
PHY-3002 : Step(88): len = 26003.7, overlap = 15.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81377e-05
PHY-3002 : Step(89): len = 26481.5, overlap = 37.5625
PHY-3002 : Step(90): len = 26481.5, overlap = 37.5625
PHY-3002 : Step(91): len = 26301.7, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62753e-05
PHY-3002 : Step(92): len = 27208, overlap = 37.375
PHY-3002 : Step(93): len = 27208, overlap = 37.375
PHY-3002 : Step(94): len = 26660.3, overlap = 37.2812
PHY-3002 : Step(95): len = 26660.3, overlap = 37.2812
PHY-3002 : Step(96): len = 26949.7, overlap = 36.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.25507e-05
PHY-3002 : Step(97): len = 27501.3, overlap = 33.25
PHY-3002 : Step(98): len = 27501.3, overlap = 33.25
PHY-3002 : Step(99): len = 26998.2, overlap = 35.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000145101
PHY-3002 : Step(100): len = 27433.3, overlap = 32.4375
PHY-3002 : Step(101): len = 27433.3, overlap = 32.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000275147
PHY-3002 : Step(102): len = 27890.8, overlap = 32.0625
PHY-3002 : Step(103): len = 27968.8, overlap = 29.9062
PHY-3002 : Step(104): len = 27955.7, overlap = 28.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6187, tnet num: 1414, tinst num: 1204, tnode num: 8404, tedge num: 10271.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 72.03 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1416.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35104, over cnt = 159(0%), over = 560, worst = 20
PHY-1001 : End global iterations;  0.116040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.5%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 18.00, top10 = 11.51, top15 = 8.11.
PHY-1001 : End incremental global routing;  0.185901s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044989s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.257603s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.4%)

OPT-1001 : Current memory(MB): used = 203, reserve = 168, peak = 203.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 899/1416.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35104, over cnt = 159(0%), over = 560, worst = 20
PHY-1002 : len = 37952, over cnt = 114(0%), over = 275, worst = 11
PHY-1002 : len = 39568, over cnt = 36(0%), over = 55, worst = 7
PHY-1002 : len = 40432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 40544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123174s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.1%)

PHY-1001 : Congestion index: top1 = 29.03, top5 = 18.41, top10 = 12.41, top15 = 8.93.
OPT-1001 : End congestion update;  0.182294s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (60.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033129s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (141.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.215564s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.5%)

OPT-1001 : Current memory(MB): used = 205, reserve = 170, peak = 205.
OPT-1001 : End physical optimization;  0.692172s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (54.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 442 LUT to BLE ...
SYN-4008 : Packed 442 LUT and 188 SEQ to BLE.
SYN-4003 : Packing 386 remaining SEQ's ...
SYN-4005 : Packed 207 SEQ with LUT/SLICE
SYN-4006 : 77 single LUT's are left
SYN-4006 : 179 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 621/941 primitive instances ...
PHY-3001 : End packing;  0.051383s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 532 instances
RUN-1001 : 245 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1229 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 576 nets have 2 pins
RUN-1001 : 510 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 530 instances, 489 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 28745.4, Over = 37.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5233, tnet num: 1227, tinst num: 530, tnode num: 6795, tedge num: 8993.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.331713s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94288e-05
PHY-3002 : Step(105): len = 27931.4, overlap = 38.75
PHY-3002 : Step(106): len = 27962.1, overlap = 39.25
PHY-3002 : Step(107): len = 27868.3, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.88576e-05
PHY-3002 : Step(108): len = 28055.8, overlap = 37.75
PHY-3002 : Step(109): len = 28055.8, overlap = 37.75
PHY-3002 : Step(110): len = 28036, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.77151e-05
PHY-3002 : Step(111): len = 29113.3, overlap = 35.75
PHY-3002 : Step(112): len = 29476.7, overlap = 35.5
PHY-3002 : Step(113): len = 29946.7, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156917s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (29.9%)

PHY-3001 : Trial Legalized: Len = 41194.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027629s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000915215
PHY-3002 : Step(114): len = 37078.5, overlap = 5.25
PHY-3002 : Step(115): len = 35787.9, overlap = 6.75
PHY-3002 : Step(116): len = 34897.8, overlap = 9.25
PHY-3002 : Step(117): len = 33533.4, overlap = 13
PHY-3002 : Step(118): len = 32603.1, overlap = 14.5
PHY-3002 : Step(119): len = 32436.9, overlap = 15.5
PHY-3002 : Step(120): len = 32328.9, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183043
PHY-3002 : Step(121): len = 32257.6, overlap = 15.5
PHY-3002 : Step(122): len = 32203.7, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00366086
PHY-3002 : Step(123): len = 32237.6, overlap = 15.75
PHY-3002 : Step(124): len = 32226.5, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36860.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 37100.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5233, tnet num: 1227, tinst num: 530, tnode num: 6795, tedge num: 8993.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46504, over cnt = 134(0%), over = 224, worst = 6
PHY-1002 : len = 47456, over cnt = 72(0%), over = 99, worst = 4
PHY-1002 : len = 48464, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 48560, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 48656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.232931s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.8%)

PHY-1001 : Congestion index: top1 = 26.70, top5 = 19.60, top10 = 14.35, top15 = 10.63.
PHY-1001 : End incremental global routing;  0.305715s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036079s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.367167s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.3%)

OPT-1001 : Current memory(MB): used = 211, reserve = 176, peak = 211.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1047/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.70, top5 = 19.60, top10 = 14.35, top15 = 10.63.
OPT-1001 : End congestion update;  0.071668s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027834s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.099619s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.1%)

OPT-1001 : Current memory(MB): used = 211, reserve = 177, peak = 211.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1047/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.70, top5 = 19.60, top10 = 14.35, top15 = 10.63.
PHY-1001 : End incremental global routing;  0.070935s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (110.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035099s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1047/1229.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.8%)

PHY-1001 : Congestion index: top1 = 26.70, top5 = 19.60, top10 = 14.35, top15 = 10.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025155s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.932573s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (72.0%)

RUN-1003 : finish command "place" in  6.784662s wall, 2.406250s user + 0.515625s system = 2.921875s CPU (43.1%)

RUN-1004 : used memory is 195 MB, reserved memory is 160 MB, peak memory is 212 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 532 instances
RUN-1001 : 245 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1229 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 576 nets have 2 pins
RUN-1001 : 510 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5233, tnet num: 1227, tinst num: 530, tnode num: 6795, tedge num: 8993.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 245 mslices, 244 lslices, 19 pads, 19 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45696, over cnt = 142(0%), over = 234, worst = 6
PHY-1002 : len = 46736, over cnt = 85(0%), over = 113, worst = 4
PHY-1002 : len = 48040, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 48128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230107s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.4%)

PHY-1001 : Congestion index: top1 = 26.68, top5 = 19.53, top10 = 14.27, top15 = 10.49.
PHY-1001 : End global routing;  0.298268s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 198, peak = 248.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 495, reserve = 465, peak = 495.
PHY-1001 : End build detailed router design. 4.076136s wall, 3.656250s user + 0.015625s system = 3.671875s CPU (90.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25744, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.600561s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (93.7%)

PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End phase 1; 1.612560s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Patch 674 net; 0.911399s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (77.1%)

PHY-1022 : len = 119152, over cnt = 75(0%), over = 76, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End initial routed; 2.567852s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (82.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1076(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.279497s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 530, reserve = 502, peak = 530.
PHY-1001 : End phase 2; 2.847440s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (84.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 119152, over cnt = 75(0%), over = 76, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.009966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 118304, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.156754s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 118512, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.039611s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 118544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.025130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1076(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.283143s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (88.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.147685s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.2%)

PHY-1001 : Current memory(MB): used = 543, reserve = 515, peak = 543.
PHY-1001 : End phase 3; 0.806042s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (73.7%)

PHY-1003 : Routed, final wirelength = 118544
PHY-1001 : Current memory(MB): used = 543, reserve = 515, peak = 543.
PHY-1001 : End export database. 0.017387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.9%)

PHY-1001 : End detail routing;  9.626303s wall, 8.390625s user + 0.078125s system = 8.468750s CPU (88.0%)

RUN-1003 : finish command "route" in  10.242540s wall, 8.734375s user + 0.078125s system = 8.812500s CPU (86.0%)

RUN-1004 : used memory is 490 MB, reserved memory is 461 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      755   out of  19600    3.85%
#reg                      602   out of  19600    3.07%
#le                       934
  #lut only               332   out of    934   35.55%
  #reg only               179   out of    934   19.16%
  #lut&reg                423   out of    934   45.29%
#dsp                        0   out of     29    0.00%
#bram                      19   out of     64   29.69%
  #bram9k                  19
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            193
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        152
#3        adc_clk_dup_3        GCLK               mslice             type/sel3_syn_876.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |934    |608     |147     |602     |19      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |51     |27      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |30      |0       |0       |
|  rx                                |uart_rx        |61     |54      |6       |37      |0       |0       |
|  tx                                |uart_tx        |58     |36      |8       |38      |0       |0       |
|  type                              |type_choice    |132    |124     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |603    |344     |103     |403     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |603    |344     |103     |403     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |265    |122     |0       |265     |0       |0       |
|        reg_inst                    |register       |262    |119     |0       |262     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |338    |222     |103     |138     |0       |0       |
|        bus_inst                    |bus_top        |125    |71      |46      |42      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |41     |22      |16      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |16      |10      |7       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |27     |13      |10      |10      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |112    |83      |29      |59      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       557   
    #2          2       299   
    #3          3       186   
    #4          4        25   
    #5        5-10       89   
    #6        11-50      34   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.01            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 530
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1229, pip num: 11187
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 813 valid insts, and 30769 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001000001001100011111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.100292s wall, 6.421875s user + 0.078125s system = 6.500000s CPU (309.5%)

RUN-1004 : used memory is 499 MB, reserved memory is 471 MB, peak memory is 683 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_120950.log"
