{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 23:41:46 2010 " "Info: Processing started: Fri Jul 23 23:41:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controler -c Controler " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controler -c Controler" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jl Controler.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(114): created implicit net for \"is_jl\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_esc Controler.v(115) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(115): created implicit net for \"is_esc\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_ebp Controler.v(116) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(116): created implicit net for \"is_ebp\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_nop Controler.v(117) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(117): created implicit net for \"is_nop\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_beq Controler.v(243) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(243): created implicit net for \"is_beq\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bgez Controler.v(244) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(244): created implicit net for \"is_bgez\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bgtz Controler.v(245) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(245): created implicit net for \"is_bgtz\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bltz Controler.v(246) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(246): created implicit net for \"is_bltz\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_blez Controler.v(247) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(247): created implicit net for \"is_blez\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bne Controler.v(248) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(248): created implicit net for \"is_bne\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Branch_al1 Controler.v(249) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(249): created implicit net for \"is_Branch_al1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Branch_al2 Controler.v(250) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(250): created implicit net for \"is_Branch_al2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs1 Controler.v(251) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(251): created implicit net for \"is_CP0_rs1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs2 Controler.v(252) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(252): created implicit net for \"is_CP0_rs2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs3 Controler.v(253) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(253): created implicit net for \"is_CP0_rs3\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func1 Controler.v(254) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(254): created implicit net for \"is_Func1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func2 Controler.v(255) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(255): created implicit net for \"is_Func2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func3 Controler.v(256) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(256): created implicit net for \"is_Func3\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func4 Controler.v(257) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(257): created implicit net for \"is_Func4\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func5 Controler.v(258) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(258): created implicit net for \"is_Func5\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func6 Controler.v(259) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(259): created implicit net for \"is_Func6\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func7 Controler.v(260) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(260): created implicit net for \"is_Func7\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func8 Controler.v(261) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(261): created implicit net for \"is_Func8\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func9 Controler.v(262) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(262): created implicit net for \"is_Func9\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func10 Controler.v(263) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(263): created implicit net for \"is_Func10\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func11 Controler.v(264) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(264): created implicit net for \"is_Func11\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func12 Controler.v(265) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(265): created implicit net for \"is_Func12\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func13 Controler.v(266) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(266): created implicit net for \"is_Func13\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func14 Controler.v(267) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(267): created implicit net for \"is_Func14\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func15 Controler.v(268) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(268): created implicit net for \"is_Func15\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func16 Controler.v(269) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(269): created implicit net for \"is_Func16\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func17 Controler.v(270) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(270): created implicit net for \"is_Func17\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode1 Controler.v(271) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(271): created implicit net for \"is_opcode1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode2 Controler.v(272) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(272): created implicit net for \"is_opcode2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode3 Controler.v(273) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(273): created implicit net for \"is_opcode3\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode4 Controler.v(274) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(274): created implicit net for \"is_opcode4\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode5 Controler.v(275) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(275): created implicit net for \"is_opcode5\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode6 Controler.v(276) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(276): created implicit net for \"is_opcode6\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode7 Controler.v(277) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(277): created implicit net for \"is_opcode7\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode8 Controler.v(278) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(278): created implicit net for \"is_opcode8\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R1 Controler.v(279) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(279): created implicit net for \"is_R1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R2 Controler.v(280) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(280): created implicit net for \"is_R2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W1 Controler.v(281) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(281): created implicit net for \"is_W1\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W2 Controler.v(282) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(282): created implicit net for \"is_W2\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jal Controler.v(284) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(284): created implicit net for \"is_jal\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jalr Controler.v(285) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(285): created implicit net for \"is_jalr\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jr Controler.v(286) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(286): created implicit net for \"is_jr\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "SHTNumScr Controler.v(394) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(394): created implicit net for \"SHTNumScr\"" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Info: Found entity 1: Controler" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controler " "Info: Elaborating entity \"Controler\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHTNumScr Controler.v(394) " "Warning (10036): Verilog HDL or VHDL warning at Controler.v(394): object \"SHTNumScr\" assigned a value but never read" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Controler.v(129) " "Info (10264): Verilog HDL Case Statement information at Controler.v(129): all case item expressions in this case statement are onehot" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHTNumSrc Controler.v(24) " "Warning (10034): Output port \"SHTNumSrc\" at Controler.v(24) has no driver" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "state\[4\]~reg0 data_in GND " "Warning (14130): Reduced register \"state\[4\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MemRW GND " "Warning (13410): Pin \"MemRW\" stuck at GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SHTNumSrc GND " "Warning (13410): Pin \"SHTNumSrc\" stuck at GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ExCode\[2\] GND " "Warning (13410): Pin \"ExCode\[2\]\" stuck at GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ExCode\[4\] GND " "Warning (13410): Pin \"ExCode\[4\]\" stuck at GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[4\] GND " "Warning (13410): Pin \"state\[4\]\" stuck at GND" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/编程/verilog HDL/cpu/Controler/Controler.map.smsg " "Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/Controler/Controler.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Info: Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Info: Implemented 159 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 23:41:49 2010 " "Info: Processing ended: Fri Jul 23 23:41:49 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
