Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 15:50:58 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/div4_timing_synth.rpt
| Design       : div4
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_2_reg_104_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.434ns (38.305%)  route 0.699ns (61.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 1.638 - 1.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=126, unset)          0.672     0.672    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, unplaced)         0.266     1.219    ap_CS_fsm_reg_n_0_[0]
                         LUT2 (Prop_lut2_I1_O)        0.153     1.372 r  tmp_3_reg_94[0]_i_1/O
                         net (fo=62, unplaced)        0.433     1.805    ap_NS_fsm1
                         FDRE                                         r  tmp_2_reg_104_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
                                                      0.000     1.000 r  ap_clk (IN)
                         net (fo=126, unset)          0.638     1.638    ap_clk
                         FDRE                                         r  tmp_2_reg_104_reg[0]/C
                         clock pessimism              0.000     1.638    
                         clock uncertainty           -0.035     1.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     1.362    tmp_2_reg_104_reg[0]
  -------------------------------------------------------------------
                         required time                          1.362    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                 -0.443    




