$date
	Sat Oct 22 21:47:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#277909
b10001 !
1"
#277910
b10001 &
b10001 %
1$
#277911
0"
#277914
b110100 &
b110100 %
#277918
b11010 &
b11010 %
#277922
b1101 &
b1101 %
#277926
b101000 &
b101000 %
#277930
b10100 &
b10100 %
#277934
b1010 &
b1010 %
#277938
b101 &
b101 %
#277942
b10000 &
b10000 %
#277946
b1000 &
b1000 %
#277950
b100 &
b100 %
#277954
b10 &
b10 %
#277958
b1 &
1#
b1 %
#277962
b0 &
b0 %
0#
0$
#1324582
b11110 &
b11110 %
1$
b11110 !
1"
#1324583
0"
#1324586
b1111 &
b1111 %
#1324590
b101110 &
b101110 %
#1324594
b10111 &
b10111 %
#1324598
b1000110 &
b1000110 %
#1324602
b100011 &
b100011 %
#1324606
b1101010 &
b1101010 %
#1324610
b110101 &
b110101 %
#1324614
b10100000 &
b10100000 %
#1324618
b1010000 &
b1010000 %
#1324622
b101000 &
b101000 %
#1324626
b10100 &
b10100 %
#1324630
b1010 &
b1010 %
#1324634
b101 &
b101 %
#1324638
b10000 &
b10000 %
#1324642
b1000 &
b1000 %
#1324646
b100 &
b100 %
#1324650
b10 &
b10 %
#1324654
b1 &
1#
b1 %
#1324658
b0 &
b0 %
0#
0$
#2336719
b1 !
1"
#2336722
b1 &
b1 %
1$
#2336723
0"
#2336726
1#
#2336730
b0 &
b0 %
0#
0$
#4500012
