import capstone
import unicorn

from .machdef import UnicornMachineDef


class ARMMachineDef(UnicornMachineDef):
    """Base Unicorn machine definition for 32-bit ARM"""

    arch = "arm"

    uc_arch = unicorn.UC_ARCH_ARM
    uc_mode = unicorn.UC_MODE_ARM

    cs_arch = capstone.CS_ARCH_ARM
    cs_mode = capstone.CS_MODE_ARM

    pc_reg = "pc"

    def __init__(self):
        self._registers = {
            "r0": unicorn.arm_const.UC_ARM_REG_R0,
            "r1": unicorn.arm_const.UC_ARM_REG_R1,
            "r2": unicorn.arm_const.UC_ARM_REG_R2,
            "r3": unicorn.arm_const.UC_ARM_REG_R3,
            "r4": unicorn.arm_const.UC_ARM_REG_R4,
            "r5": unicorn.arm_const.UC_ARM_REG_R5,
            "r6": unicorn.arm_const.UC_ARM_REG_R6,
            "r7": unicorn.arm_const.UC_ARM_REG_R7,
            "r8": unicorn.arm_const.UC_ARM_REG_R8,
            # r9 doubles as the Static base pointer
            "r9": unicorn.arm_const.UC_ARM_REG_R9,
            "sb": unicorn.arm_const.UC_ARM_REG_SB,
            # r10 doubles as the Stack Limit pointer
            "r10": unicorn.arm_const.UC_ARM_REG_R10,
            "sl": unicorn.arm_const.UC_ARM_REG_SL,
            # r11 doubles as the Frame Pointer, if desired.
            "r11": unicorn.arm_const.UC_ARM_REG_R11,
            "fp": unicorn.arm_const.UC_ARM_REG_FP,
            # r12 doubles as the Intra-call scratch register
            "r12": unicorn.arm_const.UC_ARM_REG_R12,
            "ip": unicorn.arm_const.UC_ARM_REG_IP,
            "sp": unicorn.arm_const.UC_ARM_REG_SP,
            "lr": unicorn.arm_const.UC_ARM_REG_LR,
            "pc": unicorn.arm_const.UC_ARM_REG_PC,
        }


class ARMMachineMixinM:
    """Mixin for ARM M-series machine models"""

    def __init__(self):
        super().__init__()
        self._registers.update(
            {
                # NOTE: PSR is aliased to CPSR
                # This is an artifact of the fact that Unicorn
                # seems to emulate a mash-up of M- and A-series arm.
                "psr": unicorn.arm_const.UC_ARM_REG_CPSR,
                "primask": unicorn.arm_const.UC_ARM_REG_PRIMASK,
                "basepri": unicorn.arm_const.UC_ARM_REG_BASEPRI,
                "faultmask": unicorn.arm_const.UC_ARM_REG_FAULTMASK,
                "control": unicorn.arm_const.UC_ARM_REG_CONTROL,
                "msp": unicorn.arm_const.UC_ARM_REG_MSP,
                "psp": unicorn.arm_const.UC_ARM_REG_PSP,
            }
        )


class ARMMachineMixinRA:
    """Mixin for ARM R- or A- series machine models"""

    def __init__(self):
        super().__init__()
        self._registers.update(
            {
                "cpsr": unicorn.arm_const.UC_ARM_REG_CPSR,
                "spsr": unicorn.arm_const.UC_ARM_REG_SPSR,
                # NOTE: None of the banked registers have Unicorn IDs
                "sp_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r8_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r9_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r10_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r11_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r12_usr": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_hyp": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_hyp": unicorn.arm_const.UC_ARM_REG_INVALID,
                "elr_hyp": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_svc": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_svc": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_svc": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_abt": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_abt": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_abt": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_und": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_und": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_und": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_mon": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_mon": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_mon": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_irq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_irq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_irq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "sp_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "lr_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "spsr_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r8_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r9_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r10_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r11_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
                "r12_fiq": unicorn.arm_const.UC_ARM_REG_INVALID,
            }
        )


class ARMMachineMixinFP:
    """Mixin for ARM machine models with basic FPUs"""

    def __init__(self):
        super().__init__()
        self._registers.update(
            {
                "fpscr": unicorn.arm_const.UC_ARM_REG_FPSCR,
                "fpexc": unicorn.arm_const.UC_ARM_REG_FPEXC,
                "fpsid": unicorn.arm_const.UC_ARM_REG_FPSID,
                "mvfr0": unicorn.arm_const.UC_ARM_REG_MVFR0,
                "mvfr1": unicorn.arm_const.UC_ARM_REG_MVFR1,
                "d0": unicorn.arm_const.UC_ARM_REG_D0,
                "s0": unicorn.arm_const.UC_ARM_REG_S0,
                "s1": unicorn.arm_const.UC_ARM_REG_S1,
                "d1": unicorn.arm_const.UC_ARM_REG_D1,
                "s2": unicorn.arm_const.UC_ARM_REG_S2,
                "s3": unicorn.arm_const.UC_ARM_REG_S3,
                "d2": unicorn.arm_const.UC_ARM_REG_D2,
                "s4": unicorn.arm_const.UC_ARM_REG_S4,
                "s5": unicorn.arm_const.UC_ARM_REG_S5,
                "d3": unicorn.arm_const.UC_ARM_REG_D3,
                "s6": unicorn.arm_const.UC_ARM_REG_S6,
                "s7": unicorn.arm_const.UC_ARM_REG_S7,
                "d4": unicorn.arm_const.UC_ARM_REG_D4,
                "s8": unicorn.arm_const.UC_ARM_REG_S8,
                "s9": unicorn.arm_const.UC_ARM_REG_S9,
                "d5": unicorn.arm_const.UC_ARM_REG_D5,
                "s10": unicorn.arm_const.UC_ARM_REG_S10,
                "s11": unicorn.arm_const.UC_ARM_REG_S11,
                "d6": unicorn.arm_const.UC_ARM_REG_D6,
                "s12": unicorn.arm_const.UC_ARM_REG_S12,
                "s13": unicorn.arm_const.UC_ARM_REG_S13,
                "d7": unicorn.arm_const.UC_ARM_REG_D7,
                "s14": unicorn.arm_const.UC_ARM_REG_S14,
                "s15": unicorn.arm_const.UC_ARM_REG_S15,
                "d8": unicorn.arm_const.UC_ARM_REG_D8,
                "s16": unicorn.arm_const.UC_ARM_REG_S16,
                "s17": unicorn.arm_const.UC_ARM_REG_S17,
                "d9": unicorn.arm_const.UC_ARM_REG_D9,
                "s18": unicorn.arm_const.UC_ARM_REG_S18,
                "s19": unicorn.arm_const.UC_ARM_REG_S19,
                "d10": unicorn.arm_const.UC_ARM_REG_D10,
                "s20": unicorn.arm_const.UC_ARM_REG_S20,
                "s21": unicorn.arm_const.UC_ARM_REG_S21,
                "d11": unicorn.arm_const.UC_ARM_REG_D11,
                "s22": unicorn.arm_const.UC_ARM_REG_S22,
                "s23": unicorn.arm_const.UC_ARM_REG_S23,
                "d12": unicorn.arm_const.UC_ARM_REG_D12,
                "s24": unicorn.arm_const.UC_ARM_REG_S24,
                "s25": unicorn.arm_const.UC_ARM_REG_S25,
                "d13": unicorn.arm_const.UC_ARM_REG_D13,
                "s26": unicorn.arm_const.UC_ARM_REG_S26,
                "s27": unicorn.arm_const.UC_ARM_REG_S27,
                "d14": unicorn.arm_const.UC_ARM_REG_D14,
                "s28": unicorn.arm_const.UC_ARM_REG_S28,
                "s29": unicorn.arm_const.UC_ARM_REG_S29,
                "d15": unicorn.arm_const.UC_ARM_REG_D15,
                "s30": unicorn.arm_const.UC_ARM_REG_S30,
                "s31": unicorn.arm_const.UC_ARM_REG_S31,
            }
        )


class ARMMachineMixinVFP:
    """Mixin for ARM machine models with VFP/NEON support"""

    def __init__(self):
        super().__init__()
        self._registers.update(
            {
                "fpscr": unicorn.arm_const.UC_ARM_REG_FPSCR,
                "fpexc": unicorn.arm_const.UC_ARM_REG_FPEXC,
                "fpsid": unicorn.arm_const.UC_ARM_REG_FPSID,
                "mvfr0": unicorn.arm_const.UC_ARM_REG_MVFR0,
                "mvfr1": unicorn.arm_const.UC_ARM_REG_MVFR1,
                "q0": unicorn.arm_const.UC_ARM_REG_Q0,
                "d0": unicorn.arm_const.UC_ARM_REG_D0,
                "s0": unicorn.arm_const.UC_ARM_REG_S0,
                "s1": unicorn.arm_const.UC_ARM_REG_S1,
                "d1": unicorn.arm_const.UC_ARM_REG_D1,
                "s2": unicorn.arm_const.UC_ARM_REG_S2,
                "s3": unicorn.arm_const.UC_ARM_REG_S3,
                "q1": unicorn.arm_const.UC_ARM_REG_Q1,
                "d2": unicorn.arm_const.UC_ARM_REG_D2,
                "s4": unicorn.arm_const.UC_ARM_REG_S4,
                "s5": unicorn.arm_const.UC_ARM_REG_S5,
                "d3": unicorn.arm_const.UC_ARM_REG_D3,
                "s6": unicorn.arm_const.UC_ARM_REG_S6,
                "s7": unicorn.arm_const.UC_ARM_REG_S7,
                "q2": unicorn.arm_const.UC_ARM_REG_Q2,
                "d4": unicorn.arm_const.UC_ARM_REG_D4,
                "s8": unicorn.arm_const.UC_ARM_REG_S8,
                "s9": unicorn.arm_const.UC_ARM_REG_S9,
                "d5": unicorn.arm_const.UC_ARM_REG_D5,
                "s10": unicorn.arm_const.UC_ARM_REG_S10,
                "s11": unicorn.arm_const.UC_ARM_REG_S11,
                "q3": unicorn.arm_const.UC_ARM_REG_Q3,
                "d6": unicorn.arm_const.UC_ARM_REG_D6,
                "s12": unicorn.arm_const.UC_ARM_REG_S12,
                "s13": unicorn.arm_const.UC_ARM_REG_S13,
                "d7": unicorn.arm_const.UC_ARM_REG_D7,
                "s14": unicorn.arm_const.UC_ARM_REG_S14,
                "s15": unicorn.arm_const.UC_ARM_REG_S15,
                "q4": unicorn.arm_const.UC_ARM_REG_Q4,
                "d8": unicorn.arm_const.UC_ARM_REG_D8,
                "s16": unicorn.arm_const.UC_ARM_REG_S16,
                "s17": unicorn.arm_const.UC_ARM_REG_S17,
                "d9": unicorn.arm_const.UC_ARM_REG_D9,
                "s18": unicorn.arm_const.UC_ARM_REG_S18,
                "s19": unicorn.arm_const.UC_ARM_REG_S19,
                "q5": unicorn.arm_const.UC_ARM_REG_Q5,
                "d10": unicorn.arm_const.UC_ARM_REG_D10,
                "s20": unicorn.arm_const.UC_ARM_REG_S20,
                "s21": unicorn.arm_const.UC_ARM_REG_S21,
                "d11": unicorn.arm_const.UC_ARM_REG_D11,
                "s22": unicorn.arm_const.UC_ARM_REG_S22,
                "s23": unicorn.arm_const.UC_ARM_REG_S23,
                "q6": unicorn.arm_const.UC_ARM_REG_Q6,
                "d12": unicorn.arm_const.UC_ARM_REG_D12,
                "s24": unicorn.arm_const.UC_ARM_REG_S24,
                "s25": unicorn.arm_const.UC_ARM_REG_S25,
                "d13": unicorn.arm_const.UC_ARM_REG_D13,
                "s26": unicorn.arm_const.UC_ARM_REG_S26,
                "s27": unicorn.arm_const.UC_ARM_REG_S27,
                "q7": unicorn.arm_const.UC_ARM_REG_Q7,
                "d14": unicorn.arm_const.UC_ARM_REG_D14,
                "s28": unicorn.arm_const.UC_ARM_REG_S28,
                "s29": unicorn.arm_const.UC_ARM_REG_S29,
                "d15": unicorn.arm_const.UC_ARM_REG_D15,
                "s30": unicorn.arm_const.UC_ARM_REG_S30,
                "s31": unicorn.arm_const.UC_ARM_REG_S31,
                "q8": unicorn.arm_const.UC_ARM_REG_Q8,
                "d16": unicorn.arm_const.UC_ARM_REG_D16,
                "d17": unicorn.arm_const.UC_ARM_REG_D17,
                "q9": unicorn.arm_const.UC_ARM_REG_Q9,
                "d18": unicorn.arm_const.UC_ARM_REG_D18,
                "d19": unicorn.arm_const.UC_ARM_REG_D19,
                "q10": unicorn.arm_const.UC_ARM_REG_Q10,
                "d20": unicorn.arm_const.UC_ARM_REG_D20,
                "d21": unicorn.arm_const.UC_ARM_REG_D21,
                "q11": unicorn.arm_const.UC_ARM_REG_Q11,
                "d22": unicorn.arm_const.UC_ARM_REG_D22,
                "d23": unicorn.arm_const.UC_ARM_REG_D23,
                "q12": unicorn.arm_const.UC_ARM_REG_Q12,
                "d24": unicorn.arm_const.UC_ARM_REG_D24,
                "d25": unicorn.arm_const.UC_ARM_REG_D25,
                "q13": unicorn.arm_const.UC_ARM_REG_Q13,
                "d26": unicorn.arm_const.UC_ARM_REG_D26,
                "d27": unicorn.arm_const.UC_ARM_REG_D27,
                "q14": unicorn.arm_const.UC_ARM_REG_Q14,
                "d28": unicorn.arm_const.UC_ARM_REG_D28,
                "d29": unicorn.arm_const.UC_ARM_REG_D29,
                "q15": unicorn.arm_const.UC_ARM_REG_Q15,
                "d30": unicorn.arm_const.UC_ARM_REG_D30,
                "d31": unicorn.arm_const.UC_ARM_REG_D31,
            }
        )


class ARMv5TMachineDef(ARMMachineMixinM, ARMMachineDef):
    """Unicorn machine definition for ARMv5T little-endian"""

    mode = "v5t"
    byteorder = "little"


class ARMv6MMachineDef(ARMMachineMixinFP, ARMMachineMixinM, ARMMachineDef):
    """Unicorn machine definition for ARMv6-M little-endian"""

    mode = "v6m"
    byteorder = "little"


class ARMv6MThumbMachineDef(ARMv6MMachineDef):
    mode = "v6m-thumb"
    uc_mode = unicorn.UC_MODE_THUMB
    cs_mode = capstone.CS_MODE_THUMB


class ARMv7MMachineDef(ARMMachineMixinFP, ARMMachineMixinM, ARMMachineDef):
    """Unicorn machine definition for ARMv7-M little-endian"""

    mode = "v7m"
    byteorder = "little"


class ARMv7RMachineDef(ARMMachineMixinVFP, ARMMachineMixinRA, ARMMachineDef):
    """Unicorn machine definition for ARMv7-R little-endian"""

    mode = "v7r"
    byteorder = "little"


class ARMv7AMachineDef(ARMMachineMixinVFP, ARMMachineMixinRA, ARMMachineDef):
    """Unicorn machine definition for ARMv7-A little-endian"""

    mode = "v7a"
    byteorder = "little"
