{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497727496100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497727496106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:24:55 2017 " "Processing started: Sat Jun 17 16:24:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497727496106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727496106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CanBus -c CanBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727496107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497727496433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497727496433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_destuffing.v(15) " "Verilog HDL information at can_destuffing.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "can_destuffing.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_destuffing.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497727508547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_destuffing.v 1 1 " "Found 1 design units, including 1 entities, in source file can_destuffing.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_destuffing " "Found entity 1: can_destuffing" {  } { { "can_destuffing.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_destuffing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497727508549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727508549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_form_error.v 1 1 " "Found 1 design units, including 1 entities, in source file can_form_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_form_error " "Found entity 1: can_form_error" {  } { { "can_form_error.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_form_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497727508551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727508551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_crc_checker.v(14) " "Verilog HDL information at can_crc_checker.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497727508553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc_checker " "Found entity 1: can_crc_checker" {  } { { "can_crc_checker.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_crc_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497727508553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727508553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "can_decoder.v(87) " "Verilog HDL information at can_decoder.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497727508556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file can_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_decoder " "Found entity 1: can_decoder" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497727508557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727508557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "can_decoder " "Elaborating entity \"can_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497727508602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Count_PassiveError can_decoder.v(45) " "Verilog HDL or VHDL warning at can_decoder.v(45): object \"Count_PassiveError\" assigned a value but never read" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(345) " "Verilog HDL warning at can_decoder.v(345): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 345 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(347) " "Verilog HDL warning at can_decoder.v(347): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 347 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(352) " "Verilog HDL warning at can_decoder.v(352): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 352 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(354) " "Verilog HDL warning at can_decoder.v(354): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 354 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(358) " "Verilog HDL warning at can_decoder.v(358): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 358 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(360) " "Verilog HDL warning at can_decoder.v(360): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 360 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(362) " "Verilog HDL warning at can_decoder.v(362): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 362 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(364) " "Verilog HDL warning at can_decoder.v(364): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 364 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(366) " "Verilog HDL warning at can_decoder.v(366): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 366 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "can_decoder.v(368) " "Verilog HDL warning at can_decoder.v(368): ignoring unsupported system task" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 368 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1497727508608 "|can_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_form_error can_form_error:CAN_FORM_ERROR_INST " "Elaborating entity \"can_form_error\" for hierarchy \"can_form_error:CAN_FORM_ERROR_INST\"" {  } { { "can_decoder.v" "CAN_FORM_ERROR_INST" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497727508610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc_checker can_crc_checker:CAN_CRC_CHECKER_INST " "Elaborating entity \"can_crc_checker\" for hierarchy \"can_crc_checker:CAN_CRC_CHECKER_INST\"" {  } { { "can_decoder.v" "CAN_CRC_CHECKER_INST" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497727508612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carol/Documents/quartusworkspace/CanBus/output_files/CanBus.map.smsg " "Generated suppressed messages file C:/Users/Carol/Documents/quartusworkspace/CanBus/output_files/CanBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727509063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497727509227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497727509227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_TB " "No output dependent on input pin \"Clock_TB\"" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497727509300 "|can_decoder|Clock_TB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_SP " "No output dependent on input pin \"Clock_SP\"" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497727509300 "|can_decoder|Clock_SP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bit_Input " "No output dependent on input pin \"Bit_Input\"" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497727509300 "|can_decoder|Bit_Input"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Erro_Flag " "No output dependent on input pin \"Erro_Flag\"" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497727509300 "|can_decoder|Erro_Flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ignora_bit " "No output dependent on input pin \"Ignora_bit\"" {  } { { "can_decoder.v" "" { Text "C:/Users/Carol/Documents/quartusworkspace/CanBus/can_decoder.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497727509300 "|can_decoder|Ignora_bit"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497727509300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497727509301 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497727509301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497727509301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497727509343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:25:09 2017 " "Processing ended: Sat Jun 17 16:25:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497727509343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497727509343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497727509343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497727509343 ""}
