<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<module id="DSS" XML_version="1" HW_revision="Unknown" description="ipxact12_to_ccs_generated">
    <register id="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_LUMA_TOP" description="SL2 base address for RASTER OR TILED original pixels Luma location.&#xD;&#xA;For progressive, this MMR indicates the base address for Luma data.&#xD;&#xA;For interlaced frame and interlaced top field, this MMR indicates the base address for top field Luma data.&#xD;&#xA;For interlaced bottom field, this MMR indicates the base address for bottom field Luma data." width="32" offset="0x0" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_LUMA_TOP">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_CHROMA_TOP" description="SL2 base address for RASTER OR TILED original pixels Chroma location.&#xD;&#xA;For progressive, this MMR indicates the base address for Chroma data.&#xD;&#xA;For interlaced frame and interlaced top field, this MMR indicates the base address for top field Chroma data.&#xD;&#xA;For interlaced bottom field, this MMR indicates the base address for bottom field Chroma data." width="32" offset="0x4" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_CHROMA_TOP">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_LUMA_BOT" description="SL2 base address for RASTER OR TILED original pixels Luma location.&#xD;&#xA;For progressive and interlaced field, this MMR is ignored.&#xD;&#xA;For interlaced frame, this MMR indicates the base address for bottom field Luma data." width="32" offset="0x8" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_LUMA_BOT">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_CHROMA_BOT" description="SL2 base address for RASTER OR TILED original pixels Chroma location.&#xD;&#xA;For progressive and interlaced field, this MMR is ignored.&#xD;&#xA;For interlaced frame, this MMR indicates the base address for bottom field Chroma data." width="32" offset="0xC" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_RASTER_TILED_CHROMA_BOT">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_LUMA_TOP" description="SL2 base address for TILED original pixels Luma location updated by IPE5-PRE.&#xD;&#xA;For progressive, this MMR indicates the base address for Luma data.&#xD;&#xA;For interlaced frame and interlaced top field, this MMR indicates the base address for top field Luma data.&#xD;&#xA;For interlaced bottom field, this MMR indicates the base address for bottom field Luma data." width="32" offset="0x10" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_LUMA_TOP">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_CHROMA_TOP" description="SL2 base address for TILED original pixels Chroma location updated by IPE5-PRE.&#xD;&#xA;For progressive, this MMR indicates the base address for Chroma data.&#xD;&#xA;For interlaced frame and interlaced top field, this MMR indicates the base address for top field Chroma data.&#xD;&#xA;For interlaced bottom field, this MMR indicates the base address for bottom field Chroma data." width="32" offset="0x14" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_CHROMA_TOP">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_LUMA_BOT" description="SL2 base address for TILED original pixels Luma location updated by IPE5-PRE.&#xD;&#xA;For progressive and interlaced field, this MMR is ignored.&#xD;&#xA;For interlaced frame, this MMR indicates the base address for bottom field Luma data." width="32" offset="0x18" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_LUMA_BOT">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ORG_CHROMA_BOT" description="SL2 base address for TILED original pixels Chroma location updated by IPE5-PRE.&#xD;&#xA;For progressive and interlaced field, this MMR is ignored.&#xD;&#xA;For interlaced frame, this MMR indicates the base address for bottom field Chroma data." width="32" offset="0x1C" page = "1" acronym="__ALL___SL2_BUF_ADDR_ORG_CHROMA_BOT">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for original pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_RECON_TOPLINE" description="SL2 base address for reference pixels location." width="32" offset="0x20" page = "1" acronym="__ALL___SL2_BUF_ADDR_RECON_TOPLINE">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address for reference pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_ACTIVITYINFO" description="SL2 base address for writing out activity-info per MB." width="32" offset="0x24" page = "1" acronym="__ALL___SL2_BUF_ADDR_ACTIVITYINFO">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address of activity-info location." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO_R" description="SL2 base address for reading initial slice info prepared by iCONT." width="32" offset="0x28" page = "1" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO_R">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO_W" description="SL2 base address for writing slice info." width="32" offset="0x2C" page = "1" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO_W">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP" description="SL2 base address for writing MB info." width="32" offset="0x30" page = "1" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP">
        <bitfield id="ADDR" rwaccess="RW" range="" description="SL2 Address." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_CONSM_RECON_TOPLINE" description="Actual and Virtual buffer depths for Reconstructed data BC." width="32" offset="0x100" page = "1" acronym="__ALL___SL2_BUF_DEPTH_CONSM_RECON_TOPLINE">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Indicates the Maximum pointer difference irrespective of the Actual buffer depth. But, Virtual buffer depth &lt; Actual buffer depth. When the pointer difference is more than the configured value the wr_bc_ready gets de-asserted." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_CONSM_RECON_TOPLINE" description="Read and write pointers." width="32" offset="0x104" page = "1" acronym="__ALL___SL2_BUF_PTR_CONSM_RECON_TOPLINE">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR" rwaccess="RW" range="" description="Read pointer value to be latched on BC_CLEAR." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="If start value of RD pointer = start value of WR pointer as configured in the BUF_START_PTR then&#xD;&#xA;0: Buffer is empty on  BC_CLR&#xD;&#xA;1: Buffer is full on  BC_CLR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_CONSM_RECON_TOPLINE" description="Read and write pointer increments per access." width="32" offset="0x108" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_CONSM_RECON_TOPLINE">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR_INC" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion." resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_CONSM_SPARE_0" description="Actual and Virtual buffer depths for SPARE Consumer BC0." width="32" offset="0x10C" page = "1" acronym="__ALL___SL2_BUF_DEPTH_CONSM_SPARE_0">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Indicates the Maximum pointer difference irrespective of the Actual buffer depth. But, Virtual buffer depth &lt; Actual buffer depth. When the pointer difference is more than the configured value the wr_bc_ready gets de-asserted." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_CONSM_SPARE_0" description="Read and write pointers." width="32" offset="0x110" page = "1" acronym="__ALL___SL2_BUF_PTR_CONSM_SPARE_0">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR" rwaccess="RW" range="" description="Read pointer value to be latched on BC_CLEAR." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="If start value of RD pointer = start value of WR pointer as configured in the BUF_START_PTR then&#xD;&#xA;0: Buffer is empty on  BC_CLR&#xD;&#xA;1: Buffer is full on  BC_CLR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_CONSM_SPARE_0" description="Read and write pointer increments per access." width="32" offset="0x114" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_CONSM_SPARE_0">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR_INC" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion." resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_PROD_MBHDRINFO_TOP" description="Actual buffer depth for MB-info BC." width="32" offset="0x118" page = "1" acronym="__ALL___SL2_BUF_DEPTH_PROD_MBHDRINFO_TOP">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_PROD_MBHDRINFO_TOP" description="write pointer." width="32" offset="0x11C" page = "1" acronym="__ALL___SL2_BUF_PTR_PROD_MBHDRINFO_TOP">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_PROD_MBHDRINFO_TOP" description="Write pointer increment per access." width="32" offset="0x120" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_PROD_MBHDRINFO_TOP">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_PROD_ACTIVITYINFO" description="Actual buffer depth for Activity-info BC." width="32" offset="0x124" page = "1" acronym="__ALL___SL2_BUF_DEPTH_PROD_ACTIVITYINFO">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_PROD_ACTIVITYINFO" description="Write pointer." width="32" offset="0x128" page = "1" acronym="__ALL___SL2_BUF_PTR_PROD_ACTIVITYINFO">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_PROD_ACTIVITYINFO" description="Write pointer increment per access." width="32" offset="0x12C" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_PROD_ACTIVITYINFO">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_PROD_SLICEINFO" description="Actual buffer depth for slice-info BC." width="32" offset="0x130" page = "1" acronym="__ALL___SL2_BUF_DEPTH_PROD_SLICEINFO">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_PROD_SLICEINFO" description="Write pointer." width="32" offset="0x134" page = "1" acronym="__ALL___SL2_BUF_PTR_PROD_SLICEINFO">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_PROD_SLICEINFO" description="Write pointer increment per access." width="32" offset="0x138" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_PROD_SLICEINFO">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_PROD_ORG_TILED_YUV" description="Actual buffer depth for original pixels BC for tiled output from IPE5." width="32" offset="0x13C" page = "1" acronym="__ALL___SL2_BUF_DEPTH_PROD_ORG_TILED_YUV">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_PROD_ORG_TILED_YUV" description="Write pointer." width="32" offset="0x140" page = "1" acronym="__ALL___SL2_BUF_PTR_PROD_ORG_TILED_YUV">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_PROD_ORG_TILED_YUV" description="Write pointer increment per access." width="32" offset="0x144" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_PROD_ORG_TILED_YUV">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SL2BC_ORG_RASTER_TILED_YUV" description="Actual buffer depth for original pixels RASTER_TILED buffer." width="32" offset="0x148" page = "1" acronym="__ALL___SL2_BUF_DEPTH_SL2BC_ORG_RASTER_TILED_YUV">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Indicates the Maximum pointer difference irrespective of the Actual buffer depth. But, Virtual buffer depth &lt; Actual buffer depth. When the pointer difference is more than the configured value the wr_bc_ready gets de-asserted." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_SL2BC_ORG_RASTER_TILED_YUV" description="Read and write pointer." width="32" offset="0x14C" page = "1" acronym="__ALL___SL2_BUF_PTR_SL2BC_ORG_RASTER_TILED_YUV">
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR" rwaccess="RW" range="" description="Read pointer value to be latched on BC_CLEAR." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="If start value of RD pointer = start value of WR pointer as configured in the BUF_START_PTR then&#xD;&#xA;0: Buffer is empty on  BC_CLR&#xD;&#xA;1: Buffer is full on  BC_CLR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SL2BC_ORG_RASTER_TILED_YUV" description="Read pointer increment per access." width="32" offset="0x150" page = "1" acronym="__ALL___SL2_BUF_PTR_INC_SL2BC_ORG_RASTER_TILED_YUV">
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR_INC" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion." resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Write pointer increment value." resetval="1" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___LBC_BUF_DEPTH_LBC_ORG_BUF_YUV" description="Actual and Virtual buffer depths for original pixels LBC_ORG_BUF." width="32" offset="0x154" page = "1" acronym="__ALL___LBC_BUF_DEPTH_LBC_ORG_BUF_YUV">
        <bitfield id="Actual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Number of entries in the Buffer = 1 + Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Buffer_Depth_minus1" rwaccess="RW" range="" description="Indicates the Maximum pointer difference irrespective of the Actual buffer depth. But, Virtual buffer depth &lt; Actual buffer depth. When the pointer difference is more than the configured value the wr_bc_ready gets de-asserted." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___LBC_BUF_PTR_LBC_ORG_BUF_YUV" description="Read and write pointers." width="32" offset="0x158" page = "1" acronym="__ALL___LBC_BUF_PTR_LBC_ORG_BUF_YUV">
        <bitfield id="WR_PTR" rwaccess="RW" range="" description="Write pointer value to be latched on BC_CLEAR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR" rwaccess="RW" range="" description="Read pointer value to be latched on BC_CLEAR." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="If start value of RD pointer = start value of WR pointer as configured in the BUF_START_PTR then&#xD;&#xA;0: Buffer is empty on  BC_CLR&#xD;&#xA;1: Buffer is full on  BC_CLR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LBC_BUF_PTR_INC_LBC_ORG_BUF_YUV" description="Read and write pointer increments per access." width="32" offset="0x15C" page = "1" acronym="__ALL___LBC_BUF_PTR_INC_LBC_ORG_BUF_YUV">
        <bitfield id="WR_PTR_INC" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="RD_PTR_INC" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion." resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___MODE" description="IPE5 Mode Register." width="32" offset="0x200" page = "1" acronym="__ALL___MODE">
        <bitfield id="ENCODER" rwaccess="RW" range="" description="1 =&gt; Encoder mode&#xD;&#xA;0 =&gt; Decoder mode (IPE5 is shut down)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="MODE" rwaccess="RW" range="" description="1 =&gt; H.241&#xD;&#xA;0 =&gt; Normal mode" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="PRE_ENCODE_PASS" rwaccess="RW" range="" description="Pre-Encode pass Mode enable.&#xD;&#xA;0 : Full Encode Pass&#xD;&#xA;1 : Pre-Encode Pass" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="17" begin="31" width="15"/>
    </register>
    <register id="__ALL___CODEC_TYPE" description="IPE5 Codec type register." width="32" offset="0x204" page = "1" acronym="__ALL___CODEC_TYPE">
        <bitfield id="CODEC_TYPE" rwaccess="RW" range="" description="0 =&gt; H.264&#xD;&#xA;1 =&gt; SVC&#xD;&#xA;2 =&gt; VP8" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___IPE5_CORE_BASIC" description="IPE5 Basic Settings Register for IPE5-CORE." width="32" offset="0x208" page = "1" acronym="__ALL___IPE5_CORE_BASIC">
        <bitfield id="FIX_MODE2_NA" rwaccess="RW" range="" description="Mode of left block to current MB.&#xD;&#xA;0 : Use mode from the MB-info of left MB, which is internally stored&#xD;&#xA;1 : Used fixed mode2 (DC)" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="FIX_MODE2_NB" rwaccess="RW" range="" description="Mode of Top block to current MB.&#xD;&#xA;0 : Use mode from the MB-info of top MB, which is provided by CALC&#xD;&#xA;1 : Used fixed mode2 (DC)" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="ZIGZAG_MODE_EN" rwaccess="RW" range="" description="ZIGZAG Mode of MB processing in frame.&#xD;&#xA;0 : Use raster scan order. This is defualt.&#xD;&#xA;1 : Use zig-zag scan order for MB processsing." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="L_4_SEARCH_EN" rwaccess="RW" range="" description="Enable SIP to search in 4X4 Partition type.&#xD;&#xA;0 : 4X4 Partition type is NOT searched&#xD;&#xA;0 : 4X4 Partition type is searched for best modes and partition type evaluation" resetval="1" end="2" begin="2" width="1"/>
        <bitfield id="L_8_SEARCH_EN" rwaccess="RW" range="" description="Enable SIP to search in 8X8 Partition type.&#xD;&#xA;0 : 8X8 Partition type is NOT searched&#xD;&#xA;0 : 8X8 Partition type is searched for best modes and partition type evaluation" resetval="1" end="1" begin="1" width="1"/>
        <bitfield id="L_16_SEARCH_EN" rwaccess="RW" range="" description="Enable SIP to search in 16X16 Partition type.&#xD;&#xA;0 : 16X16 Partition type is NOT searched&#xD;&#xA;0 : 16X16 Partition type is searched for best modes and partition type evaluation" resetval="1" end="0" begin="0" width="1"/>
        <bitfield id="Cr_SEARCH_EN" rwaccess="RW" range="" description="Enable SIP to search Cr.&#xD;&#xA;0 : Cr component is NOT searched&#xD;&#xA;0 : Cr component is searched for best modes evaluation" resetval="1" end="4" begin="4" width="1"/>
        <bitfield id="Cb_SEARCH_EN" rwaccess="RW" range="" description="Enable SIP to search Cb.&#xD;&#xA;0 : Cb component is NOT searched&#xD;&#xA;0 : Cb component is searched for best modes evaluation" resetval="1" end="3" begin="3" width="1"/>
        <bitfield id="SATD_EN" rwaccess="RW" range="" description="Enable SATD based best mode selection.&#xD;&#xA;0 : Only SAD based best mode selection, which is default&#xD;&#xA;1 : SATD based best mode selection" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="CIP_LEFT_MBTYPE" rwaccess="RW" range="" description="Indicates the mb_type of left MB. This data is valid only in case of constrained intra prediction.&#xD;&#xA;00 : Left mb_type is same as TOP LEFT Macroblock mb_type.&#xD;&#xA;01 : Left mb_type is assumed intra&#xD;&#xA;10 : Left mb_type is assumed inter&#xD;&#xA;11 : Left mb_type is median of top, top_left and (top_left-1) mb_types" resetval="0" end="12" begin="13" width="2"/>
        <bitfield id="Reserved3" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved4" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved5" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="I4x4FASTMODE3_DISABLE" rwaccess="RW" range="" description="0 =&gt; 4X4 Mode3 is optimized for faster MB processing.&#xD;&#xA;1 =&gt; 4x4 Mode3 optimization is disabled. Slower MB processing." resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="Reserved6" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="SATD_SCALE_FACTOR" rwaccess="RW" range="" description="Support a flexible scaling factors for SATD value.&#xD;&#xA;0 – no scaling&#xD;&#xA;1 – right shift by 1&#xD;&#xA;2 – right shift by 2&#xD;&#xA;3 – right shift by 3" resetval="0" end="17" begin="18" width="2"/>
    </register>
    <register id="__ALL___IPE5_CORE_INTRA_MODES" description="IPE5 Intra modes control register for Luma and Chroma." width="32" offset="0x20C" page = "1" acronym="__ALL___IPE5_CORE_INTRA_MODES">
        <bitfield id="L_16_MODE_0_EN" rwaccess="RW" range="" description="Enable MODE 0 (Vertical) for Luma 16X16 Partition.&#xD;&#xA;0 : MODE 0 is disabled.&#xD;&#xA;1 : MODE 0 is enabled." resetval="1" end="0" begin="0" width="1"/>
        <bitfield id="L_16_MODE_1_EN" rwaccess="RW" range="" description="Enable MODE 1 (Horizontal) for Luma 16X16 Partition.&#xD;&#xA;0 : MODE 1 is disabled.&#xD;&#xA;1 : MODE 1 is enabled." resetval="1" end="1" begin="1" width="1"/>
        <bitfield id="L_16_MODE_2_EN" rwaccess="RW" range="" description="Enable MODE 2 (DC) for Luma 16X16 Partition.&#xD;&#xA;0/1 : MODE 2 is always enabled by default independent of value of this bit." resetval="1" end="2" begin="2" width="1"/>
        <bitfield id="L_16_MODE_3_EN" rwaccess="RW" range="" description="Enable MODE 3 (Planer) for Luma 16X16 Partition.&#xD;&#xA;0 : MODE 3 is disabled.&#xD;&#xA;1 : MODE 3 is enabled." resetval="1" end="3" begin="3" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="4" begin="6" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="27" width="3"/>
        <bitfield id="C8_MODE_0_EN" rwaccess="RW" range="" description="Enable MODE 0 (DC) for Chroma.&#xD;&#xA;0/1 : MODE 0 is always enabled by default independent of value of this bit." resetval="1" end="28" begin="28" width="1"/>
        <bitfield id="C8_MODE_1_EN" rwaccess="RW" range="" description="Enable MODE 1 (Horizontal) for Chroma.&#xD;&#xA;0 : MODE 1 is disabled.&#xD;&#xA;1 : MODE 1 is enabled." resetval="1" end="29" begin="29" width="1"/>
        <bitfield id="C8_MODE_2_EN" rwaccess="RW" range="" description="Enable MODE 2 (Vertical) for Chroma.&#xD;&#xA;0 : MODE 2 is disabled.&#xD;&#xA;1 : MODE 2 is enabled." resetval="1" end="30" begin="30" width="1"/>
        <bitfield id="C8_MODE_3_EN" rwaccess="RW" range="" description="Enable MODE 3 (Planer) for Chroma.&#xD;&#xA;0 : MODE 3 is disabled.&#xD;&#xA;1 : MODE 3 is enabled." resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="L_8_MODE_0_EN" rwaccess="RW" range="" description="Enable MODE 0 (Vertical) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 0 is disabled.&#xD;&#xA;1 : MODE 0 is enabled." resetval="1" end="7" begin="7" width="1"/>
        <bitfield id="L_8_MODE_1_EN" rwaccess="RW" range="" description="Enable MODE 1 (Horizontal) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 1 is disabled.&#xD;&#xA;1 : MODE 1 is enabled." resetval="1" end="8" begin="8" width="1"/>
        <bitfield id="L_8_MODE_2_EN" rwaccess="RW" range="" description="Enable MODE 2 (DC) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 2 is disabled.&#xD;&#xA;1 : MODE 2 is enabled." resetval="1" end="9" begin="9" width="1"/>
        <bitfield id="L_8_MODE_3_EN" rwaccess="RW" range="" description="Enable MODE 3 (Diagonal Down Left) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 3 is disabled.&#xD;&#xA;1 : MODE 3 is enabled." resetval="1" end="10" begin="10" width="1"/>
        <bitfield id="L_8_MODE_4_EN" rwaccess="RW" range="" description="Enable MODE 4 (Diagonal Down Right) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 4 is disabled.&#xD;&#xA;1 : MODE 4 is enabled." resetval="1" end="11" begin="11" width="1"/>
        <bitfield id="L_8_MODE_5_EN" rwaccess="RW" range="" description="Enable MODE 5 (Vertical Right) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 5 is disabled.&#xD;&#xA;1 : MODE 5 is enabled." resetval="1" end="12" begin="12" width="1"/>
        <bitfield id="L_8_MODE_6_EN" rwaccess="RW" range="" description="Enable MODE 6 (Horizontal Down) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 6 is disabled.&#xD;&#xA;1 : MODE 6 is enabled." resetval="1" end="13" begin="13" width="1"/>
        <bitfield id="L_8_MODE_7_EN" rwaccess="RW" range="" description="Enable MODE 7 (Vertical Left) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 7 is disabled.&#xD;&#xA;1 : MODE 7 is enabled." resetval="1" end="14" begin="14" width="1"/>
        <bitfield id="L_8_MODE_8_EN" rwaccess="RW" range="" description="Enable MODE 8 (Horizontal Up) for Luma 8X8 Partition.&#xD;&#xA;0 : MODE 8 is disabled.&#xD;&#xA;1 : MODE 8 is enabled." resetval="1" end="15" begin="15" width="1"/>
        <bitfield id="L_4_MODE_0_EN" rwaccess="RW" range="" description="Enable MODE 0 (Vertical) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 0 is disabled.&#xD;&#xA;1 : MODE 0 is enabled." resetval="1" end="16" begin="16" width="1"/>
        <bitfield id="L_4_MODE_1_EN" rwaccess="RW" range="" description="Enable MODE 1 (Horizontal) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 1 is disabled.&#xD;&#xA;1 : MODE 1 is enabled." resetval="1" end="17" begin="17" width="1"/>
        <bitfield id="L_4_MODE_2_EN" rwaccess="RW" range="" description="Enable MODE 2 (DC) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 2 is disabled.&#xD;&#xA;1 : MODE 2 is enabled." resetval="1" end="18" begin="18" width="1"/>
        <bitfield id="L_4_MODE_3_EN" rwaccess="RW" range="" description="Enable MODE 3 (Diagonal Down Left) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 3 is disabled.&#xD;&#xA;1 : MODE 3 is enabled." resetval="1" end="19" begin="19" width="1"/>
        <bitfield id="L_4_MODE_4_EN" rwaccess="RW" range="" description="Enable MODE 4 (Diagonal Down Right) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 4 is disabled.&#xD;&#xA;1 : MODE 4 is enabled." resetval="1" end="20" begin="20" width="1"/>
        <bitfield id="L_4_MODE_5_EN" rwaccess="RW" range="" description="Enable MODE 5 (Vertical Right) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 5 is disabled.&#xD;&#xA;1 : MODE 5 is enabled." resetval="1" end="21" begin="21" width="1"/>
        <bitfield id="L_4_MODE_6_EN" rwaccess="RW" range="" description="Enable MODE 6 (Horizontal Down) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 6 is disabled.&#xD;&#xA;1 : MODE 6 is enabled." resetval="1" end="22" begin="22" width="1"/>
        <bitfield id="L_4_MODE_7_EN" rwaccess="RW" range="" description="Enable MODE 7 (Vertical Left) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 7 is disabled.&#xD;&#xA;1 : MODE 7 is enabled." resetval="1" end="23" begin="23" width="1"/>
        <bitfield id="L_4_MODE_8_EN" rwaccess="RW" range="" description="Enable MODE 8 (Horizontal Up) for Luma 4X4 Partition.&#xD;&#xA;0 : MODE 8 is disabled.&#xD;&#xA;1 : MODE 8 is enabled." resetval="1" end="24" begin="24" width="1"/>
    </register>
    <register id="__ALL___IPE5_CORE_LAMBDA" description="Parameters to control IPE5_LAMBDA value." width="32" offset="0x210" page = "1" acronym="__ALL___IPE5_CORE_LAMBDA">
        <bitfield id="LAMBDA_IPE5_MULT" rwaccess="RW" range="" description="8-bit unsigned multiplication factor." resetval="64" end="0" begin="7" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="QScale" rwaccess="RW" range="" description="Picture level QScale to be programmed by ICONT at the start of picture.&#xD;&#xA;Expressed in Q4 format." resetval="256" end="16" begin="27" width="12"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="31" width="4"/>
    </register>
    <register id="__ALL___IPE5_CORE_PRECISE_COST" description="IPE5 Precise cost parameter for computing Precise overhead penalty for 4X4 and 8X8 Luma partition types." width="32" offset="0x214" page = "1" acronym="__ALL___IPE5_CORE_PRECISE_COST">
        <bitfield id="NPREC" rwaccess="RW" range="" description="User defined 8-bit value expressed in Q4.4 format and range is [0, 15.9375]" resetval="64" end="0" begin="7" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L16" description="IPE5 Offset cost parameter for computing offset value for Luma 16X16 Partition type.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x218" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L16">
        <bitfield id="NOFST_L16_V" rwaccess="RW" range="" description="Offset cost parameter for Luma 16X16 partition type and Vertical mode." resetval="64" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L16_H" rwaccess="RW" range="" description="Offset cost parameter for Luma 16X16 partition type and horizontal mode." resetval="255" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L16_DC" rwaccess="RW" range="" description="Offset cost parameter for Luma 16X16 partition type and DC mode." resetval="64" end="16" begin="23" width="8"/>
        <bitfield id="NOFST_L16_PLANE" rwaccess="RW" range="" description="Offset cost parameter for Luma 16X16 partition type and Planer mode." resetval="64" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L8_0" description="IPE5 Offset cost parameter for computing offset value for Luma 8X8 Partition type and mode 0, 1 and 2.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x21C" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L8_0">
        <bitfield id="NOFST_L8_MODE0" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and Vertical mode." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L8_MODE1" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and Horizontal mode." resetval="128" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L8_MODE2" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and DC mode." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L8_1" description="IPE5 Offset cost parameter for computing offset value for Luma 8X8 Partition type and modes 3, 4 and 5.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x220" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L8_1">
        <bitfield id="NOFST_L8_MODE3" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 3." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L8_MODE4" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 4." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L8_MODE5" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 5." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L8_2" description="IPE5 Offset cost parameter for computing offset value for Luma 8X8 Partition type and modes 6, 7 and 8.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x224" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L8_2">
        <bitfield id="NOFST_L8_MODE6" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 6." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L8_MODE7" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 7." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L8_MODE8" rwaccess="RW" range="" description="Offset cost parameter for Luma 8X8 partition type and mode 8." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L4_0" description="IPE5 Offset cost parameter for computing offset value for Luma 4X4 Partition type and mode 0, 1 and 2.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x228" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L4_0">
        <bitfield id="NOFST_L4_MODE0" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and Vertical mode." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L4_MODE1" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and Horizontal mode." resetval="48" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L4_MODE2" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and DC mode." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L4_1" description="IPE5 Offset cost parameter for computing offset value for Luma 4X4 Partition type and mode 3, 4 and 5.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x22C" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L4_1">
        <bitfield id="NOFST_L4_MODE3" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode3." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L4_MODE4" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode4." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L4_MODE5" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode5." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_L4_2" description="IPE5 Offset cost parameter for computing offset value for Luma 4X4 Partition type and mode 6, 7 and 8.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x230" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_L4_2">
        <bitfield id="NOFST_L4_MODE6" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode6." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_L4_MODE7" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode7." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_L4_MODE8" rwaccess="RW" range="" description="Offset cost parameter for Luma 4X4 partition type and mode8." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_CORE_OFFSET_COST_C8" description="IPE5 Offset cost parameter for computing offset value for Chroma modes.&#xD;&#xA;The 8-bit value is expressed in Q4.4 format." width="32" offset="0x234" page = "1" acronym="__ALL___IPE5_CORE_OFFSET_COST_C8">
        <bitfield id="NOFST_C8_DC" rwaccess="RW" range="" description="Offset cost parameter for Chroma DC mode." resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="NOFST_C8_H" rwaccess="RW" range="" description="Offset cost parameter for Chroma Horizontal mode." resetval="128" end="8" begin="15" width="8"/>
        <bitfield id="NOFST_C8_V" rwaccess="RW" range="" description="Offset cost parameter for Chroma Vertical mode." resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="NOFST_C8_PLANE" rwaccess="RW" range="" description="Offset cost parameter for Chroma Planer mode." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_BASIC" description="IPE5 Basic Settings Register for PREPROCESSOR." width="32" offset="0x238" page = "1" acronym="__ALL___IPE5_PRE_BASIC">
        <bitfield id="WP_SUM_EN" rwaccess="RW" range="" description="Enable computation of SUM of pixels in MB for Weighted Prediction statistics&#xD;&#xA;0 : SUM computation NOT enabled&#xD;&#xA;1 : SUM computation enabled" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="WP_SUM_SQR_EN" rwaccess="RW" range="" description="Enable computation of SUM of SQUARE of pixels in MB for Weighted Prediction statistics&#xD;&#xA;0 : SUM of SQUARES computation NOT enabled&#xD;&#xA;1 : SUM of SQUARES computation enabled" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="ACT_4X4_EN" rwaccess="RW" range="" description="0 : Activity 4x4 NOT updated in activity-info.&#xD;&#xA;1 : Activity 4x4 updated in activity-info.&#xD;&#xA;For funtions which need activity information like RC and HNS, the internal activity computation is enabled but value is not updated in activity-info if this bit is not set." resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="ACT_8X8_EN" rwaccess="RW" range="" description="0 : Activity 8x8 NOT updated in activity-info.&#xD;&#xA;1 : Activity 8x8 updated in activity-info.&#xD;&#xA;For funtions which need activity information like RC and HNS, the internal activity computation is enabled but value is not updated in activity-info if this bit is not set." resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="ACT_16X16_EN" rwaccess="RW" range="" description="0 : Activity 16x16 NOT updated in activity-info.&#xD;&#xA;1 : Activity 16x16 updated in activity-info.&#xD;&#xA;For funtions which need activity information like RC and HNS, the internal activity computation is enabled but value is not updated in activity-info if this bit is not set." resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="PICAFF_STAT_EN" rwaccess="RW" range="" description="Enable PICAFF statistics accumulation step. This is valid only in pre-processing pass.&#xD;&#xA;0: PicAFF support disabled. Input data is assumed to be progressive OR seperate fields.&#xD;&#xA;1: PicAFF support enabled. Input data is assumed to be interlaced frame." resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="15" width="14"/>
        <bitfield id="INPUT_RASTER" rwaccess="RW" range="" description="Indicates whether the input original pixels in SL2 is tiled or raster.&#xD;&#xA;0 : Input is TILED.&#xD;&#xA;1 : Input is RASTER." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="INPUT_INTERLACED_FRAME" rwaccess="RW" range="" description="Control bit to indicate that the input data is interlaced frame for pre-encode pass.&#xD;&#xA;0 : Input is Progressive OR seperate Fields (top/bottom)&#xD;&#xA;1 : Input is interlaced frame" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_HNS" description="IPE5 Control register for Horizontal Noise Suppresion." width="32" offset="0x23C" page = "1" acronym="__ALL___IPE5_PRE_HNS">
        <bitfield id="HNS1_EN" rwaccess="RW" range="" description="Control to enable the activity based HNS (Type 1, similar to IPE53)&#xD;&#xA;0 : Activity based HNS is disabled.&#xD;&#xA;1 : Activity based HNS is enabled." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HNS3_EN" rwaccess="RW" range="" description="Control to enable the Neighouring MB partition type based HNS (Type 3)&#xD;&#xA;0 : Neighouring MB partition type based HNS is disabled.&#xD;&#xA;1 : Neighouring MB partition type based HNS is enabled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HNS3_8X8_EN" rwaccess="RW" range="" description="Control bit to enable HNS when left MB partition type is 8X8.&#xD;&#xA;0 : Disable Partition type based HNS if left MB partition type is 8X8.&#xD;&#xA;1 : Enable Partition type based HNS if left MB partition type is 8X8." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="HNS_MODE_SEL" rwaccess="RW" range="" description="Control bit to choose the algorithms of HNS (Activity and partition type based).&#xD;&#xA;1 : Horizontal modes is suppressed if all the enabled algo’s indicate suppression.&#xD;&#xA;0 : Horizontal modes is suppressed if either of the enabled algo indicates suppression." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="HNS2_EN" rwaccess="RW" range="" description="Control to enable the activity based HNS (Type 2)&#xD;&#xA;0 : Activity based HNS is disabled.&#xD;&#xA;1 : Activity based HNS is enabled." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SUPPRESS_MODE6" rwaccess="RW" range="" description="Control bit to enable suppression of MODE6 in case HNS indicates suppression.&#xD;&#xA;0 : MODE6 Allowed even if HNS inidcates suppression.&#xD;&#xA;1 : MODE6 Suppressed in case HNS indicates suppression." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="SUPPRESS_MODE8" rwaccess="RW" range="" description="Control bit to enable suppression of MODE8 in case HNS indicates suppression.&#xD;&#xA;0 : MODE8 Allowed even if HNS inidcates suppression.&#xD;&#xA;1 : MODE8 Suppressed in case HNS indicates suppression." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="DISABLE_LEFT_BLOCKS_ONLY" rwaccess="RW" range="" description="Control bit to choose the set of blocks on which horizontal modes are disabled.&#xD;&#xA;0 : Disable horizontal modes for all blocks.&#xD;&#xA;1 : Disable horizontal modes for left blocks only." resetval="0" end="10" begin="10" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_HNS1_PARAM0" description="IPE5 Control register for Horizontal Noise Suppresion1." width="32" offset="0x240" page = "1" acronym="__ALL___IPE5_PRE_HNS1_PARAM0">
        <bitfield id="A" rwaccess="RW" range="" description="7-bit Mutiplier for QScale in HNS1 equation" resetval="30" end="0" begin="6" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___IPE5_PRE_HNS1_PARAM1" description="IPE5 Control register for Horizontal Noise Suppresion1." width="32" offset="0x244" page = "1" acronym="__ALL___IPE5_PRE_HNS1_PARAM1">
        <bitfield id="BH" rwaccess="RW" range="" description="11-bit BH parameter as in equation for HNS1." resetval="1200" end="16" begin="26" width="11"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="BL" rwaccess="RW" range="" description="11-bit BL parameter as in equation for HNS1." resetval="0" end="0" begin="10" width="11"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="15" width="5"/>
    </register>
    <register id="__ALL___IPE5_PRE_HNS1_PARAM2" description="IPE5 Control register for Horizontal Noise Suppresion1." width="32" offset="0x248" page = "1" acronym="__ALL___IPE5_PRE_HNS1_PARAM2">
        <bitfield id="HMIN" rwaccess="RW" range="" description="Level setting for H_threshold as in equation for HNS1." resetval="600" end="16" begin="26" width="11"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="LMAX" rwaccess="RW" range="" description="Level setting for L_threshold as in equation for HNS1." resetval="600" end="0" begin="10" width="11"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="15" width="5"/>
    </register>
    <register id="__ALL___IPE5_PRE_HNS2_PARAM0" description="IPE5 Control register for Horizontal Noise Suppresion 2." width="32" offset="0x24C" page = "1" acronym="__ALL___IPE5_PRE_HNS2_PARAM0">
        <bitfield id="MULT_TH" rwaccess="RW" range="" description="8-bit Multiplier threshold factor to be applied for HNS2 (New Activity based HNS)" resetval="8" end="0" begin="7" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___IPE5_PRE_ED" description="IPE5 MMR to control the edge based text detection algorithm." width="32" offset="0x250" page = "1" acronym="__ALL___IPE5_PRE_ED">
        <bitfield id="EDGE_DETECTION_EN" rwaccess="RW" range="" description="Enable Text Detection Algorithm&#xD;&#xA;0 : NOT enabled&#xD;&#xA;1 : enabled" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TH_DIFF" rwaccess="RW" range="" description="Threshold value to compare the maximum gradient per pixel.&#xD;&#xA;The gradient is the maximum value of pixel difference in either horizontal, vertical or diagonal direction." resetval="40" end="16" begin="23" width="8"/>
        <bitfield id="TH_FLAT" rwaccess="RW" range="" description="Pre-programmed value to for text threshold to compare in a 8X8 block." resetval="15" end="1" begin="6" width="6"/>
        <bitfield id="TH_TEXTURE" rwaccess="RW" range="" description="Pre-programmed value to for texture threshold to compare in a 8X8 block." resetval="40" end="8" begin="13" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_R0_MBPOS_TL" description="Register for Region 0.&#xD;&#xA;Position information for Left and Top MB in the Region 0." width="32" offset="0x254" page = "1" acronym="__ALL___IPE5_PRE_R0_MBPOS_TL">
        <bitfield id="R0_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 0.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R0_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 0." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R0_MBPOS_BR" description="Register for Region 0.&#xD;&#xA;Position information for Right and Bottom MB in the Region 0." width="32" offset="0x258" page = "1" acronym="__ALL___IPE5_PRE_R0_MBPOS_BR">
        <bitfield id="R0_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 0.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R0_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 0." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R1_MBPOS_TL" description="Register for Region 1.&#xD;&#xA;Position information for Left and Top MB in the Region 1." width="32" offset="0x25C" page = "1" acronym="__ALL___IPE5_PRE_R1_MBPOS_TL">
        <bitfield id="R1_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 1.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R1_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 1." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R1_MBPOS_BR" description="Register for Region 1.&#xD;&#xA;Position information for Right and Bottom MB in the Region 1." width="32" offset="0x260" page = "1" acronym="__ALL___IPE5_PRE_R1_MBPOS_BR">
        <bitfield id="R1_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 1.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R1_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 1." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R2_MBPOS_TL" description="Register for Region 2.&#xD;&#xA;Position information for Left and Top MB in the Region 2." width="32" offset="0x264" page = "1" acronym="__ALL___IPE5_PRE_R2_MBPOS_TL">
        <bitfield id="R2_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 2.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R2_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 2." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R2_MBPOS_BR" description="Register for Region 2.&#xD;&#xA;Position information for Right and Bottom MB in the Region 2." width="32" offset="0x268" page = "1" acronym="__ALL___IPE5_PRE_R2_MBPOS_BR">
        <bitfield id="R2_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 2.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R2_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 2." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R3_MBPOS_TL" description="Register for Region 3.&#xD;&#xA;Position information for Left and Top MB in the Region 3." width="32" offset="0x26C" page = "1" acronym="__ALL___IPE5_PRE_R3_MBPOS_TL">
        <bitfield id="R3_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 3.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R3_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 3." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R3_MBPOS_BR" description="Register for Region 3.&#xD;&#xA;Position information for Right and Bottom MB in the Region 3." width="32" offset="0x270" page = "1" acronym="__ALL___IPE5_PRE_R3_MBPOS_BR">
        <bitfield id="R3_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 3.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R3_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 3." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R4_MBPOS_TL" description="Register for Region 4.&#xD;&#xA;Position information for Left and Top MB in the Region 4." width="32" offset="0x274" page = "1" acronym="__ALL___IPE5_PRE_R4_MBPOS_TL">
        <bitfield id="R4_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 4.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R4_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 4." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R4_MBPOS_BR" description="Register for Region 4.&#xD;&#xA;Position information for Right and Bottom MB in the Region 4." width="32" offset="0x278" page = "1" acronym="__ALL___IPE5_PRE_R4_MBPOS_BR">
        <bitfield id="R4_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 4.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R4_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 4." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R5_MBPOS_TL" description="Register for Region 5.&#xD;&#xA;Position information for Left and Top MB in the Region 5." width="32" offset="0x27C" page = "1" acronym="__ALL___IPE5_PRE_R5_MBPOS_TL">
        <bitfield id="R5_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 5.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R5_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 5." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R5_MBPOS_BR" description="Register for Region 5.&#xD;&#xA;Position information for Right and Bottom MB in the Region 5." width="32" offset="0x280" page = "1" acronym="__ALL___IPE5_PRE_R5_MBPOS_BR">
        <bitfield id="R5_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 5.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R5_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 5." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R6_MBPOS_TL" description="Register for Region 6.&#xD;&#xA;Position information for Left and Top MB in the Region 6." width="32" offset="0x284" page = "1" acronym="__ALL___IPE5_PRE_R6_MBPOS_TL">
        <bitfield id="R6_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 6.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R6_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 6." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R6_MBPOS_BR" description="Register for Region 6.&#xD;&#xA;Position information for Right and Bottom MB in the Region 6." width="32" offset="0x288" page = "1" acronym="__ALL___IPE5_PRE_R6_MBPOS_BR">
        <bitfield id="R6_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 6.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R6_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 6." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R7_MBPOS_TL" description="Register for Region 7.&#xD;&#xA;Position information for Left and Top MB in the Region 7." width="32" offset="0x28C" page = "1" acronym="__ALL___IPE5_PRE_R7_MBPOS_TL">
        <bitfield id="R7_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 7.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R7_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 7." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R7_MBPOS_BR" description="Register for Region 7.&#xD;&#xA;Position information for Right and Bottom MB in the Region 7." width="32" offset="0x290" page = "1" acronym="__ALL___IPE5_PRE_R7_MBPOS_BR">
        <bitfield id="R7_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 7.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R7_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 7." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R8_MBPOS_TL" description="Register for Region 8.&#xD;&#xA;Position information for Left and Top MB in the Region 8." width="32" offset="0x294" page = "1" acronym="__ALL___IPE5_PRE_R8_MBPOS_TL">
        <bitfield id="R8_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 8.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R8_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 8." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R8_MBPOS_BR" description="Register for Region 8.&#xD;&#xA;Position information for Right and Bottom MB in the Region 8." width="32" offset="0x298" page = "1" acronym="__ALL___IPE5_PRE_R8_MBPOS_BR">
        <bitfield id="R8_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 8.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R8_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 8." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R9_MBPOS_TL" description="Register for Region 9.&#xD;&#xA;Position information for Left and Top MB in the Region 9." width="32" offset="0x29C" page = "1" acronym="__ALL___IPE5_PRE_R9_MBPOS_TL">
        <bitfield id="R9_MBPOS_TL_MBx" rwaccess="RW" range="" description="Left MB position in Region 9.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R9_MBPOS_TL_MBy" rwaccess="RW" range="" description="Top MB position in Region 9." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_R9_MBPOS_BR" description="Register for Region 9.&#xD;&#xA;Position information for Right and Bottom MB in the Region 9." width="32" offset="0x2A0" page = "1" acronym="__ALL___IPE5_PRE_R9_MBPOS_BR">
        <bitfield id="R9_MBPOS_BR_MBx" rwaccess="RW" range="" description="Right MB position in Region 9.&#xD;&#xA;9-bits for 8KX8K frame support." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="R9_MBPOS_BR_MBy" rwaccess="RW" range="" description="Bottom MB position in Region 9." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_REGION_ENABLE" description="Region enable control register." width="32" offset="0x2A4" page = "1" acronym="__ALL___IPE5_PRE_REGION_ENABLE">
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="R0_EN" rwaccess="RW" range="" description="1=&gt; Region0 is valid/Enabled.&#xD;&#xA;0=&gt; Region0 is invalid/not enabled." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="R1_EN" rwaccess="RW" range="" description="1=&gt; Region1 is valid/Enabled.&#xD;&#xA;0=&gt; Region1 is invalid/not enabled." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="R2_EN" rwaccess="RW" range="" description="1=&gt; Region2 is valid/Enabled.&#xD;&#xA;0=&gt; Region2 is invalid/not enabled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="R3_EN" rwaccess="RW" range="" description="1=&gt; Region3 is valid/Enabled.&#xD;&#xA;0=&gt; Region3 is invalid/not enabled." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="R4_EN" rwaccess="RW" range="" description="1=&gt; Region4 is valid/Enabled.&#xD;&#xA;0=&gt; Region4 is invalid/not enabled." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="R5_EN" rwaccess="RW" range="" description="1=&gt; Region5 is valid/Enabled.&#xD;&#xA;0=&gt; Region5 is invalid/not enabled." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="R6_EN" rwaccess="RW" range="" description="1=&gt; Region6 is valid/Enabled.&#xD;&#xA;0=&gt; Region6 is invalid/not enabled." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="R7_EN" rwaccess="RW" range="" description="1=&gt; Region7 is valid/Enabled.&#xD;&#xA;0=&gt; Region7 is invalid/not enabled." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="R8_EN" rwaccess="RW" range="" description="1=&gt; Region8 is valid/Enabled.&#xD;&#xA;0=&gt; Region8 is invalid/not enabled." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="R9_EN" rwaccess="RW" range="" description="1=&gt; Region9 is valid/Enabled.&#xD;&#xA;0=&gt; Region9 is invalid/not enabled." resetval="0" end="9" begin="9" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_REGION_CONFIG" description="Region feature control register." width="32" offset="0x2A8" page = "1" acronym="__ALL___IPE5_PRE_REGION_CONFIG">
        <bitfield id="R0_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region0 is used for WP.&#xD;&#xA;0=&gt; Region0 is not used for WP." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R0" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="R0_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region0 is used for ROI.&#xD;&#xA;0=&gt; Region0 is not used for ROI." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="R1_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region1 is used for WP.&#xD;&#xA;0=&gt; Region1 is not used for WP." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="R1_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region1 is used for ROI.&#xD;&#xA;0=&gt; Region1 is not used for ROI." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R1" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="R2_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region2 is used for WP.&#xD;&#xA;0=&gt; Region2 is not used for WP." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="R2_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region2 is used for ROI.&#xD;&#xA;0=&gt; Region2 is not used for ROI." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R2" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="R3_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region3 is used for WP.&#xD;&#xA;0=&gt; Region3 is not used for WP." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="R3_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region3 is used for ROI.&#xD;&#xA;0=&gt; Region3 is not used for ROI." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R3" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="R4_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region4 is used for WP.&#xD;&#xA;0=&gt; Region4 is not used for WP." resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="R4_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region4 is used for ROI.&#xD;&#xA;0=&gt; Region4 is not used for ROI." resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R4" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="R5_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region5 is used for WP.&#xD;&#xA;0=&gt; Region5 is not used for WP." resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="R5_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region5 is used for ROI.&#xD;&#xA;0=&gt; Region5 is not used for ROI." resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R5" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="R6_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region6 is used for WP.&#xD;&#xA;0=&gt; Region6 is not used for WP." resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="R6_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region6 is used for ROI.&#xD;&#xA;0=&gt; Region6 is not used for ROI." resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R6" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="R7_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region7 is used for WP.&#xD;&#xA;0=&gt; Region7 is not used for WP." resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="R7_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region7 is used for ROI.&#xD;&#xA;0=&gt; Region7 is not used for ROI." resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R7" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="R8_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region8 is used for WP.&#xD;&#xA;0=&gt; Region8 is not used for WP." resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="R8_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region8 is used for ROI.&#xD;&#xA;0=&gt; Region8 is not used for ROI." resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R8" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="R9_FOR_WP" rwaccess="RW" range="" description="1=&gt; Region9 is used for WP.&#xD;&#xA;0=&gt; Region9 is not used for WP." resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="R9_FOR_ROI" rwaccess="RW" range="" description="1=&gt; Region9 is used for ROI.&#xD;&#xA;0=&gt; Region9 is not used for ROI." resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="DISABLE_RC_FOR_R9" rwaccess="RW" range="" description="0=&gt; Rate Control for the region is enabled if RC_EN=1&#xD;&#xA;1=&gt; Rate Control for the region is disabled even if RC_EN =1" resetval="0" end="29" begin="29" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_ROI_QS_MULT_0" description="ROI enable and Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULT_ROI_Rx) &gt;&gt; 4." width="32" offset="0x2AC" page = "1" acronym="__ALL___IPE5_PRE_ROI_QS_MULT_0">
        <bitfield id="ROI_EN" rwaccess="RW" range="" description="0=&gt; ROI is disabled.&#xD;&#xA;1=&gt; ROI is enabled." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="QS_MULT_ROI_R0" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT_ROI_R1" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="QS_MULT_ROI_R2" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="24" begin="31" width="8"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="1" begin="7" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_ROI_QS_MULT_1" description="Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULT_ROI_Rx) &gt;&gt; 4." width="32" offset="0x2B0" page = "1" acronym="__ALL___IPE5_PRE_ROI_QS_MULT_1">
        <bitfield id="QS_MULT_ROI_R3" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="0" begin="7" width="8"/>
        <bitfield id="QS_MULT_ROI_R4" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT_ROI_R5" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="QS_MULT_ROI_R6" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_ROI_QS_MULT_2" description="Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULT_ROI_Rx) &gt;&gt; 4." width="32" offset="0x2B4" page = "1" acronym="__ALL___IPE5_PRE_ROI_QS_MULT_2">
        <bitfield id="QS_MULT_ROI_R7" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="0" begin="7" width="8"/>
        <bitfield id="QS_MULT_ROI_R8" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT_ROI_R9" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC" description="IPE5 Rate Control register." width="32" offset="0x2B8" page = "1" acronym="__ALL___IPE5_PRE_RC">
        <bitfield id="RC_EN" rwaccess="RW" range="" description="Enable bit for IPE5 rate control.&#xD;&#xA;0 : Rate control is disabled.&#xD;&#xA;1 : Rate control is enabled." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="ACT_SEL" rwaccess="RW" range="" description="Activity select option.&#xD;&#xA;00 : Choose 16X16 activity.&#xD;&#xA;01 : Choose 8X8 activity.&#xD;&#xA;10 : Choose 4X4 activity.&#xD;&#xA;11 : Reserved. If set, by default will use 4X4 activity." resetval="0" end="2" begin="3" width="2"/>
        <bitfield id="ED_RC_EN" rwaccess="RW" range="" description="Edge Detection result to be used for Rate control.&#xD;&#xA;0: Text Detection result is not used.&#xD;&#xA;1: Text detection result will modify Qscale for Rate Control." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="5" begin="15" width="11"/>
        <bitfield id="BRQScale" rwaccess="RW" range="" description="Base ROW level Qscale value. Expressed in Q4 format. To be programmed by ICONT at row level." resetval="0" end="16" begin="27" width="12"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="ForceSkip" rwaccess="RW" range="" description="ForceSkip information to be updated by ICONT at row level along with BRQScale.&#xD;&#xA;This information is passed onto IME and consumed by IPE5." resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_QSCALE_CAP" description="Maximum and Minimum values of QScale to be used.&#xD;&#xA;The RC modified QScale will be clipped in this range." width="32" offset="0x2BC" page = "1" acronym="__ALL___IPE5_PRE_RC_QSCALE_CAP">
        <bitfield id="QScaleMin" rwaccess="RW" range="" description="Minimum QScale for the current picture." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="QScaleMax" rwaccess="RW" range="" description="MaximumQScale for the current picture." resetval="4095" end="16" begin="27" width="12"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="31" width="4"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH1_H" description="Previous picture activity threshold 1.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2C0" page = "1" acronym="__ALL___IPE5_PRE_RC_TH1_H">
        <bitfield id="ACT_TH1_H" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH2_H" description="Previous picture activity threshold 2.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2C4" page = "1" acronym="__ALL___IPE5_PRE_RC_TH2_H">
        <bitfield id="ACT_TH2_H" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH3_H" description="Previous picture activity threshold 3.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2C8" page = "1" acronym="__ALL___IPE5_PRE_RC_TH3_H">
        <bitfield id="ACT_TH3_H" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH4_H" description="Previous picture activity threshold 4.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2CC" page = "1" acronym="__ALL___IPE5_PRE_RC_TH4_H">
        <bitfield id="ACT_TH4_H" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH5_H" description="Previous picture activity threshold 5.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2D0" page = "1" acronym="__ALL___IPE5_PRE_RC_TH5_H">
        <bitfield id="ACT_TH5_H" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH6_L" description="Previous picture activity threshold 6.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2D4" page = "1" acronym="__ALL___IPE5_PRE_RC_TH6_L">
        <bitfield id="ACT_TH6_L" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH7_L" description="Previous picture activity threshold 7.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2D8" page = "1" acronym="__ALL___IPE5_PRE_RC_TH7_L">
        <bitfield id="ACT_TH7_L" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH8_L" description="Previous picture activity threshold 8.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2DC" page = "1" acronym="__ALL___IPE5_PRE_RC_TH8_L">
        <bitfield id="ACT_TH8_L" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH9_L" description="Previous picture activity threshold 9.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2E0" page = "1" acronym="__ALL___IPE5_PRE_RC_TH9_L">
        <bitfield id="ACT_TH9_L" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_TH10_L" description="Previous picture activity threshold 10.&#xD;&#xA;19 bits for 16X16 in case of 8bpp.&#xD;&#xA;17 bits for 8X8 in case of 8bpp.&#xD;&#xA;15 bits for 4X4 in case of 8bpp." width="32" offset="0x2E4" page = "1" acronym="__ALL___IPE5_PRE_RC_TH10_L">
        <bitfield id="ACT_TH10_L" rwaccess="RW" range="" description="Previous frame activity based Threshold." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_QS_MULT_0" description="Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULTx_RC ) &gt;&gt; 4." width="32" offset="0x2E8" page = "1" acronym="__ALL___IPE5_PRE_RC_QS_MULT_0">
        <bitfield id="QS_MULT1_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="0" begin="7" width="8"/>
        <bitfield id="QS_MULT2_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT3_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="QS_MULT4_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_QS_MULT_1" description="Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULTx_RC ) &gt;&gt; 4." width="32" offset="0x2EC" page = "1" acronym="__ALL___IPE5_PRE_RC_QS_MULT_1">
        <bitfield id="QS_MULT5_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="0" begin="7" width="8"/>
        <bitfield id="QS_MULT6_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT7_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="QS_MULT8_RC" rwaccess="RW" range="" description="8-bit Multipliation factor for QScale modulation in text regions." resetval="16" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_RC_QS_MULT_2" description="Multiplication Factors to modify the row level Qscale with. &#xD;&#xA;The factors are in Q4.4 format.&#xD;&#xA;modifiedQscale = (baseRowQscale * QS_MULTx _RC) &gt;&gt; 4." width="32" offset="0x2F0" page = "1" acronym="__ALL___IPE5_PRE_RC_QS_MULT_2">
        <bitfield id="QS_MULT9_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="0" begin="7" width="8"/>
        <bitfield id="QS_MULT10_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="8" begin="15" width="8"/>
        <bitfield id="QS_MULT_TEXT_RC" rwaccess="RW" range="" description="8-bit Qscale multiplication factor." resetval="16" end="16" begin="23" width="8"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_ACC_CONFIG" description="Weighted Prediction accumulator feature control register." width="32" offset="0x2F4" page = "1" acronym="__ALL___IPE5_PRE_WP_ACC_CONFIG">
        <bitfield id="WP_ACC_CFG_R0" rwaccess="RW" range="" description="Region0 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="WP_ACC_CFG_R1" rwaccess="RW" range="" description="Region1 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="2" begin="3" width="2"/>
        <bitfield id="WP_ACC_CFG_R2" rwaccess="RW" range="" description="Region2 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="WP_ACC_CFG_R3" rwaccess="RW" range="" description="Region3 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="WP_ACC_CFG_R4" rwaccess="RW" range="" description="Region4 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="WP_ACC_CFG_R5" rwaccess="RW" range="" description="Region5 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WP_ACC_CFG_R6" rwaccess="RW" range="" description="Region6 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="12" begin="13" width="2"/>
        <bitfield id="WP_ACC_CFG_R7" rwaccess="RW" range="" description="Region7 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="WP_ACC_CFG_R8" rwaccess="RW" range="" description="Region8 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="WP_ACC_CFG_R9" rwaccess="RW" range="" description="Region9 accumulation for sum and sum_sqr for even and odd lines control.&#xD;&#xA;0=&gt; sum/sum_sqr is both odd and even lines.&#xD;&#xA;1=&gt; sum/sum_sqr is for odd lines only.&#xD;&#xA;2,3=&gt; sum/sum_sqr is for even lines only." resetval="0" end="18" begin="19" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUBPIC_MBPOS_TL" description="Top and Left position of MB for a sub-picture where pre-encode pass will operate on." width="32" offset="0x2F8" page = "1" acronym="__ALL___IPE5_PRE_SUBPIC_MBPOS_TL">
        <bitfield id="SUBPIC_MBPOS_TL_MBx" rwaccess="RW" range="" description="MBx value." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="SUBPIC_MBPOS_TL_MBy" rwaccess="RW" range="" description="MBy value." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUBPIC_MBPOS_BR" description="Right and Bottom position of MB for a sub-picture where pre-encode pass will operate on." width="32" offset="0x2FC" page = "1" acronym="__ALL___IPE5_PRE_SUBPIC_MBPOS_BR">
        <bitfield id="SUBPIC_MBPOS_BR_MBx" rwaccess="RW" range="" description="MBx value." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="SUBPIC_MBPOS_BR_MBy" rwaccess="RW" range="" description="MBy value." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUBPIC_SKIP" description="The register has information on N MB's to pick per VDMA access.&#xD;&#xA;Register also has details on horizontal and vertical skip in the sub-picture.&#xD;&#xA;Used only for pre-encode pass." width="32" offset="0x300" page = "1" acronym="__ALL___IPE5_PRE_SUBPIC_SKIP">
        <bitfield id="SKIP_HOR" rwaccess="RW" range="" description="Horizontal skip value in sub-picture.&#xD;&#xA;For a 8K row, the maximum value can be expressed in 9-bits." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="SKIP_VER" rwaccess="RW" range="" description="Vertical skip value in sub-picture.&#xD;&#xA;For 8K rows, the maximum value can be expressed in 9-bits." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_DRM_VDMA_GROUP" description="VDMA Trigger Interface control MMR." width="32" offset="0x304" page = "1" acronym="__ALL___IPE5_DRM_VDMA_GROUP">
        <bitfield id="NMB_SIZE" rwaccess="RW" range="" description="Number of MB's to fetch for original pixels for non end of row. &#xD;&#xA;N can be end of row fetch also, in case width is a multiple of N.&#xD;&#xA;Supported values of N are 1 to 16.&#xD;&#xA;0000 : N = 1&#xD;&#xA;0001 : N = 2&#xD;&#xA;0010 : N = 3&#xD;&#xA;0011 : N = 4&#xD;&#xA;...&#xD;&#xA;1111 : N = 16" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="NMB_SIZE_ROW_END" rwaccess="RW" range="" description="Value of number of MB fetch at the row end. This value is always less and N. The supported values are 0 to 15.&#xD;&#xA;0000 : 0 (Default, indicates M is not used)&#xD;&#xA;0001 : M=1&#xD;&#xA;0010 : M=2&#xD;&#xA;0011 : M=3&#xD;&#xA;0100 : M=4&#xD;&#xA;...&#xD;&#xA;1111 : M=15" resetval="0" end="4" begin="7" width="4"/>
        <bitfield id="GROUP1_ID" rwaccess="RW" range="" description="Group1 ID. This is a 6-bit value. Only group 1 is valid for pre-encode pass." resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="GROUP2_ID" rwaccess="RW" range="" description="Group2 ID. Only valid in full-encode pass and used for last row of frame when MB padding is needed.&#xD;&#xA;If MB-padding is not needed this group is not needed." resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="GROUP3_ID" rwaccess="RW" range="" description="Group3 ID. Only valid in full-encode pass interlaced input and used for last row of frame when MB padding is needed.&#xD;&#xA;If MB-padding is not needed this group is not needed." resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved3" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___IPE5_DRM_VDMA_TRIGGER_G1" description="Group1 trigger control.&#xD;&#xA;IPE5 DRM VDMA MMR to indicate the number of triggers needed for the Group1 MB's." width="32" offset="0x308" page = "1" acronym="__ALL___IPE5_DRM_VDMA_TRIGGER_G1">
        <bitfield id="XTrigger_GROUP1" rwaccess="RW" range="" description="Indicates the number of triggers in X direction needed for Group 1." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="YTrigger_GROUP1" rwaccess="RW" range="" description="Indicates the number of rows (Y triggers) in group1." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP1_EN" rwaccess="RW" range="" description="Enable bit for GROUP1.&#xD;&#xA;1=&gt; GROUP1 enabled.&#xD;&#xA;0=&gt; GROUP1 disabled." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_VDMA_TRIGGER_G2" description="Group2 trigger control.&#xD;&#xA;IPE5 DRM VDMA MMR to indicate the number of triggers needed for the Group2 MB's." width="32" offset="0x30C" page = "1" acronym="__ALL___IPE5_DRM_VDMA_TRIGGER_G2">
        <bitfield id="XTrigger_GROUP2" rwaccess="RW" range="" description="Indicates the number of triggers in X direction needed for Group 2." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="YTrigger_GROUP2" rwaccess="RW" range="" description="Indicates the number of rows (Y triggers) in group2." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP2_EN" rwaccess="RW" range="" description="Enable bit for GROUP2.&#xD;&#xA;1=&gt; GROUP2 enabled.&#xD;&#xA;0=&gt; GROUP2 disabled." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_VDMA_TRIGGER_G3" description="Group3 trigger control.&#xD;&#xA;IPE5 DRM VDMA MMR to indicate the number of triggers needed for the Group3 MB's." width="32" offset="0x310" page = "1" acronym="__ALL___IPE5_DRM_VDMA_TRIGGER_G3">
        <bitfield id="XTrigger_GROUP3" rwaccess="RW" range="" description="Indicates the number of triggers in X direction needed for Group 3." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="YTrigger_GROUP3" rwaccess="RW" range="" description="Indicates the number of rows (Y triggers) in group3." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP3_EN" rwaccess="RW" range="" description="Enable bit for GROUP3.&#xD;&#xA;1=&gt; GROUP3 enabled.&#xD;&#xA;0=&gt; GROUP3 disabled." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___PID" description="IPE5 Peripheral ID Register." width="32" offset="0x400" page = "1" acronym="__ALL___PID">
        <bitfield id="PID" rwaccess="R" range="" description="Peripheral ID value.&#xD;&#xA;This is still not the final value." resetval="1275527936" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SYSCONFIG" description="Control Register for IPGenericSYSCONFIG." width="32" offset="0x404" page = "1" acronym="__ALL___SYSCONFIG">
        <bitfield id="SOFTRESET" rwaccess="RW" range="" description="Software reset&#xD;&#xA;Read0: Reset done, no pending action&#xD;&#xA;Read1: Reset (software or other) on going&#xD;&#xA;Write0: No action&#xD;&#xA;Write1: Initiate software reset" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW" description="RAW interrupt status for IPE5. &#xD;&#xA;Raw status is set even if event is not enabled.&#xD;&#xA;Write 1 to set the (raw) status, mostly for debug.&#xD;&#xA;&#xD;&#xA;The following is the behavior for read/write into each of the individual fields :&#xD;&#xA;  Write 0:  No action&#xD;&#xA;  Write 1:  Set event (for debug)&#xD;&#xA;  Read 0:  No event pending &#xD;&#xA;  Read 1:  Event pending" width="32" offset="0x408" page = "1" acronym="__ALL___IRQ_STATUS_RAW">
        <bitfield id="DRM_EONMB" rwaccess="RW" range="" description="DRM End of N MacroBlock fetch Status." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="DRM_DS" rwaccess="RW" range="" description="DRM Data Sync Status." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PRE_EOMB" rwaccess="RW" range="" description="PRE End of MB Status" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PRE_EOR" rwaccess="RW" range="" description="PRE End of Row Status" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PRE_EOS" rwaccess="RW" range="" description="PRE End of Slice Status" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PRE_EOF" rwaccess="RW" range="" description="PRE End of Frame Status" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CORE_EOMB" rwaccess="RW" range="" description="CORE End of MB Status" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CORE_EOR" rwaccess="RW" range="" description="CORE End of Row Status" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="CORE_EOS" rwaccess="RW" range="" description="CORE End of Slice Status" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="CORE_EOF" rwaccess="RW" range="" description="CORE End of Frame Status" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PRE_EONMB" rwaccess="RW" range="" description="PRE End of N MB status" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS" description="Status of enabled sources for interrupt IPE5.&#xD;&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xD;&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xD;&#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xD;&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xD;&#xA;&#xD;&#xA;The following is the behavior for read/write into each of the individual fields :&#xD;&#xA;  Write 0:  No action &#xD;&#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xD;&#xA;  Read 0:  No enabled event pending  &#xD;&#xA;  Read 1:  Event pending" width="32" offset="0x40C" page = "1" acronym="__ALL___IRQ_STATUS">
        <bitfield id="DRM_EONMB" rwaccess="RW" range="" description="DRM End of N MacroBlock fetch Status." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="DRM_DS" rwaccess="RW" range="" description="DRM Data Sync Interrupt Status." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PRE_EOMB" rwaccess="RW" range="" description="PRE End of MB status" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PRE_EOR" rwaccess="RW" range="" description="PRE End of Row status" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PRE_EOS" rwaccess="RW" range="" description="PRE End of Slice status" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PRE_EOF" rwaccess="RW" range="" description="PRE End of Frame status" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CORE_EOMB" rwaccess="RW" range="" description="CORE End of MB status" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CORE_EOR" rwaccess="RW" range="" description="CORE End of Row status" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="CORE_EOS" rwaccess="RW" range="" description="CORE End of Slice status" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="CORE_EOF" rwaccess="RW" range="" description="CORE End of Frame status" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PRE_EONMB" rwaccess="RW" range="" description="PRE End of N MB status" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET" description="Interrupt enable for each of the sources for interrupt IPE5.&#xD;&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xD;&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xD;&#xA;&#xD;&#xA;The following is the behavior for read/write into each of the individual fields :&#xD;&#xA;Write 0:  No action &#xD;&#xA;Write 1:  Enable interrupt&#xD;&#xA;Read 0:  Interrupt disabled (masked) &#xD;&#xA;Read 1:  Interrupt enabled" width="32" offset="0x410" page = "1" acronym="__ALL___IRQ_ENABLE_SET">
        <bitfield id="DRM_EONMB" rwaccess="RW" range="" description="DRM End of N MacroBlock Interrupt Enable." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="DRM_DS" rwaccess="RW" range="" description="DRM Data Sync Interrupt enable." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PRE_EOMB" rwaccess="RW" range="" description="PRE End of MB interrupt enable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PRE_EOR" rwaccess="RW" range="" description="PRE End of Row interrupt enable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PRE_EOS" rwaccess="RW" range="" description="PRE End of Slice interrupt enable" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PRE_EOF" rwaccess="RW" range="" description="PRE End of Frame interrupt enable" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CORE_EOMB" rwaccess="RW" range="" description="CORE End of MB interrupt enable" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CORE_EOR" rwaccess="RW" range="" description="CORE End of Row interrupt enable" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="CORE_EOS" rwaccess="RW" range="" description="CORE End of Slice interrupt enable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="CORE_EOF" rwaccess="RW" range="" description="CORE End of Frame interrupt enable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PRE_EONMB" rwaccess="RW" range="" description="PRE End of N MB Interrupt Enable" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR" description="Interrupt disable for each of the sources for interrupt IPE5.&#xD;&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xD;&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xD;&#xA;&#xD;&#xA;The following is the behavior for read/write into each of the individual fields :&#xD;&#xA;Write 0:  No action &#xD;&#xA;Write 1:  Disable interrupt&#xD;&#xA;Read 0:  Interrupt disabled (masked) &#xD;&#xA;Read 1:  Interrupt enabled" width="32" offset="0x414" page = "1" acronym="__ALL___IRQ_ENABLE_CLR">
        <bitfield id="DRM_EONMB" rwaccess="RW" range="" description="DRM End of N MacroBlock Interrupt disable." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="DRM_DS" rwaccess="RW" range="" description="DRM Data Sync Interrupt disable." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PRE_EOMB" rwaccess="RW" range="" description="PRE End of MB interrupt disable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PRE_EOR" rwaccess="RW" range="" description="PRE End of Row interrupt disable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PRE_EOS" rwaccess="RW" range="" description="PRE End of Slice interrupt disable" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PRE_EOF" rwaccess="RW" range="" description="PRE End of Frame interrupt disable" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CORE_EOMB" rwaccess="RW" range="" description="CORE End of MB interrupt disable" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CORE_EOR" rwaccess="RW" range="" description="PRE End of Row interrupt disable" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="CORE_EOS" rwaccess="RW" range="" description="PRE End of Slice interrupt disable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="CORE_EOF" rwaccess="RW" range="" description="PRE End of Frame interrupt disable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PRE_EONMB" rwaccess="RW" range="" description="PRE End of N MB Interrupt Disable." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG" description="Interrupt blocking configuration for interrupt IPE5.&#xD;&#xA;&#xD;&#xA;If a bit in this register is set to &quot;1&quot;, the IPE5-DRM thread halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xD;&#xA;&#xD;&#xA;If a bit in this register is set to &quot;0&quot;, the IPE5-DRM does not halt after it generates an interrupt for the corresponding interrupt source&#xD;&#xA;&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources." width="32" offset="0x418" page = "1" acronym="__ALL___IRQ_BLOCKING_CFG">
        <bitfield id="DRM_EONMB" rwaccess="RW" range="" description="DRM End of N MacroBlock Interrupt blocking configuration." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="DRM_DS" rwaccess="RW" range="" description="DRM Data Sync Interrupt blocking configuration." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PRE_EOMB" rwaccess="RW" range="" description="PRE End of MB Interrupt blocking configuration." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PRE_EOR" rwaccess="RW" range="" description="PRE End of Row Interrupt blocking configuration." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PRE_EOS" rwaccess="RW" range="" description="PRE End of Slice Interrupt blocking configuration." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PRE_EOF" rwaccess="RW" range="" description="PRE End of Frame Interrupt blocking configuration." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CORE_EOMB" rwaccess="RW" range="" description="CORE End of MB Interrupt blocking configuration." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CORE_EOR" rwaccess="RW" range="" description="CORE End of Row Interrupt blocking configuration." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="CORE_EOS" rwaccess="RW" range="" description="CORE End of Slice Interrupt blocking configuration." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="CORE_EOF" rwaccess="RW" range="" description="CORE End of Frame Interrupt blocking configuration." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PRE_EONMB" rwaccess="RW" range="" description="PRE End of N MB Interrupt blocking Configuration" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___BC_ENABLE" description="BC_ENABLE Bits for specific BC's instantiated in IPE5.&#xD;&#xA;If this register is 0, the corresponding BC's ready is not looked for thread to proceed its execution." width="32" offset="0x480" page = "1" acronym="__ALL___BC_ENABLE">
        <bitfield id="CONSM_SPARE_0_BC_EN" rwaccess="RW" range="" description="BC_ENABLE bit for CONSM_SPARE_0 SL2BC.&#xD;&#xA;If set to '0', then BC availability is not checked for MB execution." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PROD_SPARE_0_BC_EN" rwaccess="RW" range="" description="BC_ENABLE bit for PROD_SPARE_0 SL2BC.&#xD;&#xA;If set to '0', then BC availability is not checked for MB execution." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="PROD_ACTIVITYINFO_BC_EN" rwaccess="RW" range="" description="BC_ENABLE bit for ACTIVITYNIFO SL2BC.&#xD;&#xA;If set to '0', then activity info BC availability is not checked for MB execution and activity-info is not written into SL2." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___BC_CLEAR" description="BC_CLEAR Bits for all the BC's instantiated in IPE5.&#xD;&#xA;The bits set to '1' are auto-cleared in 1 cycle. So, the read will always yield '0'." width="32" offset="0x484" page = "1" acronym="__ALL___BC_CLEAR">
        <bitfield id="CONSM_RECON_TOPLINE_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for CONSM_RECON_TOPLINE SL2BC." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="CONSM_SPARE_0_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for CONSM_SPARE_0 SL2BC." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="PROD_MBHDRINFO_TOP_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for PROD_MBHDRINFO_TOP SL2BC." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PROD_ACTIVITYINFO_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for PROD_ACTIVITYNIFO SL2BC." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="PROD_SLICEINFO_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for PROD_SLICEINFO SL2BC." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PROD_ORG_TILED_YUV_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for PROD_ORG_TILED_YUV SL2BC." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="LBC_ORG_BUF_YUV_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for LBC_ORG_BUF LBC." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="SL2BC_ORG_RASTER_TILED_YUV_BC_CLR" rwaccess="RW" range="" description="BC_CLEAR bit for SL2BC_ORG_RASTER_TILED_YUV SL2BC." resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___BC_IDLE" description="BC_IDLE Bits for all the BC's instantiated in IPE5.&#xD;&#xA;The bits set to '1' are auto-cleared in 1 cycle. So, the read will always yield '0'." width="32" offset="0x488" page = "1" acronym="__ALL___BC_IDLE">
        <bitfield id="CONSM_RECON_TOPLINE_BC_IDLE" rwaccess="RW" range="" description="BC_IDLE bit for CONSM_RECON_TOPLINE SL2BC." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="CONSM_SPARE_0_BC_IDLE" rwaccess="RW" range="" description="BC_IDLE bit for CONSM_SPARE_0 SL2BC." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="LBC_ORG_BUF_YUV_BC_IDLE" rwaccess="RW" range="" description="BC_IDLE bit for LBC_ORG_BUF LBC." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2BC_ORG_RASTER_TILED_YUV_BC_IDLE" rwaccess="RW" range="" description="BC_IDLE bit for SL2BC_ORG_RASTER_TILED_YUV SL2BC." resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___START_OF_FRAME" description="Indicates that the start of a new frame to the IPE5. Self clearing bit.&#xD;&#xA;This will be used for all use cases.&#xD;&#xA;Write[0] : No impact&#xD;&#xA;Write[1] : Indicates start of frame for IPE5.&#xD;&#xA;Read[0] : Operation is not on SOF&#xD;&#xA;Read[1] : Operation is on SOF." width="32" offset="0x48C" page = "1" acronym="__ALL___START_OF_FRAME">
        <bitfield id="START_OF_FRAME" rwaccess="RW" range="" description="1=&gt; Indicates start of frame to IPE5. This has to be set by ICONT.&#xD;&#xA;0=&gt; Indicates that current operation is not on start of frame." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___PROGRAM_AUTO_LOAD" description="SL2 base address for fetching MMR programmation data for BUFFER_BA_MMR, BUFFER_CONTROL_MMR and FUNC_MMR.&#xD;&#xA;IPE5 will fetch 1024 bytes (64 SL2 access) to update these MMR regions." width="32" offset="0x490" page = "1" acronym="__ALL___PROGRAM_AUTO_LOAD">
        <bitfield id="AUTO_PROGRAM_ADDR" rwaccess="RW" range="" description="SL2 Address for reference pixels." resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="AUTO_PROGRAM_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Program auto load enabled.&#xD;&#xA;0 =&gt; No autoload is required. MMR programmed by ICONT." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___FIRST_MB_ADDR_IN_PIPE" description="Indicates the MB location from where IPE5 must start.&#xD;&#xA;This is needed for channel switching use case and H.241 rewind use case." width="32" offset="0x494" page = "1" acronym="__ALL___FIRST_MB_ADDR_IN_PIPE">
        <bitfield id="MBx" rwaccess="RW" range="" description="MB x location." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="MBy" rwaccess="RW" range="" description="MB y location." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="30" width="6"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="Self clearing bit after init.&#xD;&#xA;1=&gt; Use (MBx, MBy) in this register to start in case of rewind and continue OR channel switch use case.&#xD;&#xA;0=&gt; MBx, MBy is ignored. Normal encode flow." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LAST_MB_ADDR_IN_PIPE" description="Indicates the MB location where IPE5 must pipedown.&#xD;&#xA;This is needed for channel switching use case." width="32" offset="0x498" page = "1" acronym="__ALL___LAST_MB_ADDR_IN_PIPE">
        <bitfield id="MBx" rwaccess="RW" range="" description="MB x location." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="MBy" rwaccess="RW" range="" description="MB y location." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="30" width="6"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="1=&gt; Use (MBx, MBy) in this register to insert end of pipe and end of slice for current channel.&#xD;&#xA;0=&gt; MBx, MBy is ignored. Normal encode flow." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SLICE_CONTROL" description="Slice size control register.&#xD;&#xA;Indicates number of MB's per slice." width="32" offset="0x49C" page = "1" acronym="__ALL___SLICE_CONTROL">
        <bitfield id="NUM_MB_PER_SLICE_MINUS1" rwaccess="RW" range="" description="Number of MB's per slice. Once IPE5 has processed these many number of MB's, the end_of_slice flag in MB-info will be asserted.&#xD;&#xA;This value is valid only when EOS_ENABLE is set to '1'." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="EOS_ENABLE" rwaccess="RW" range="" description="End of slice enable.&#xD;&#xA;For H.241 use case, this bit has to be set to '0'. EOS is not inserted by IPE in this case." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___MB_COUNT_CTRL_PRE" description="N MB interrupt control register for IPE5-PRE." width="32" offset="0x4A0" page = "1" acronym="__ALL___MB_COUNT_CTRL_PRE">
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which interrupt needs to be generated. ( if  1,  interrupt generated every MB ); MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="reserved space. read 0." resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="To enable or disable the counter to generate interrupt after N MB." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___MB_COUNTER_PRE" description="N MB interrupt count register for IPE5-PRE." width="32" offset="0x4A4" page = "1" acronym="__ALL___MB_COUNTER_PRE">
        <bitfield id="MB_COUNTER" rwaccess="RW" range="" description="If MB_COUNT_CTRL_PRE.ENABLE == 1, incremented first, and then compared against MB_COUNT_CTRL_PRE.MAX_COUNT for each MB executed.&#xD;&#xA;If compare matches ( &amp;&amp; MB_COUNT_CTRL_PRE.ENABLE == 1 ), interrupt is signaled to HTS; HTS generates interrupt provided interrupt source enabled after Tend. &#xD;&#xA;MB_COUNTER_PRE is reset to 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved bits." resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___MB_COUNT_CTRL_DRM" description="K*N MB interrupt control register for IPE5-DRM.&#xD;&#xA;This register provides the DATASYNC Support." width="32" offset="0x4A8" page = "1" acronym="__ALL___MB_COUNT_CTRL_DRM">
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of K (MAX_COUNT), N MBs, after which interrupt needs to be generated. ( if  1,  interrupt generated every N MB ); MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="reserved space. read 0." resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="To enable or disable the counter to generate interrupt after K*N MB." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___MB_COUNTER_DRM" description="K*N MB interrupt count register for IPE5-DRM." width="32" offset="0x4AC" page = "1" acronym="__ALL___MB_COUNTER_DRM">
        <bitfield id="MB_COUNTER" rwaccess="RW" range="" description="If MB_COUNT_CTRL_DRM.ENABLE == 1, incremented first, and then compared against MB_COUNT_CTRL_DRM.MAX_COUNT for each N MB executed/fetched.&#xD;&#xA;If compare matches ( &amp;&amp; MB_COUNT_CTRL_DRM.ENABLE == 1 ), interrupt is signaled to HTS; HTS generates interrupt provided interrupt source enabled after Tend. &#xD;&#xA;MB_COUNTER_DRM is reset to 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved bits." resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___HALT_CTRL" description="Processing HALT control register." width="32" offset="0x500" page = "1" acronym="__ALL___HALT_CTRL">
        <bitfield id="HALT_EN" rwaccess="RW" range="" description="HALT enable bit.&#xD;&#xA;0: IPE5 is normal processing. No half support.&#xD;&#xA;1: IPE5 is in debug mode. Halt can be at end of MB, end of ROW, end of slice OR given MB position." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_MB" rwaccess="RW" range="" description="Halt after processing every MB.&#xD;&#xA;0: Disabled.&#xD;&#xA;1: Enabled." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_ROW_END" rwaccess="RW" range="" description="Halt after processing every ROW.&#xD;&#xA;0: Disabled.&#xD;&#xA;1: Enabled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_SLICE_END" rwaccess="RW" range="" description="Halt after processing every SLICE.&#xD;&#xA;0: Disabled.&#xD;&#xA;1: Enabled." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_MB_POS" rwaccess="RW" range="" description="Halt after processing MB defined by MBX and MBY position.&#xD;&#xA;0: Disabled.&#xD;&#xA;1: Enabled." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="5" begin="6" width="2"/>
        <bitfield id="MBX" rwaccess="RW" range="" description="X co-ordinate of MB position at which IPE5 processing should halt." resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="MBY" rwaccess="RW" range="" description="Y co-ordinate of MB position at which IPE5 processing should halt." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___CONSM_RECON_TOPLINE_BC_STATUS" description="Read_only status register." width="32" offset="0x600" page = "1" acronym="__ALL___CONSM_RECON_TOPLINE_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUF_FULL" rwaccess="R" range="" description="buffer full status&#xD;&#xA;‘1’ -&gt; buffer is full&#xD;&#xA;‘0’ -&gt; buffer is not full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="RD_PTR" rwaccess="R" range="" description="Read pointer." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xD;&#xA;“00” rd_core_busy=0  &amp; rd_bc_ready=0&#xD;&#xA;“01” rd_core_busy=0  &amp; rd_bc_ready=1&#xD;&#xA;“1x” rd_core_busy=1" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUF_EMPTY" rwaccess="R" range="" description="buffer empty status&#xD;&#xA;‘1’ -&gt; buffer is empty&#xD;&#xA;‘0’ -&gt; buffer is not empty" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___CONSM_SPARE_0_BC_STATUS" description="Read_only status register." width="32" offset="0x604" page = "1" acronym="__ALL___CONSM_SPARE_0_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUF_FULL" rwaccess="R" range="" description="buffer full status&#xD;&#xA;‘1’ -&gt; buffer is full&#xD;&#xA;‘0’ -&gt; buffer is not full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="RD_PTR" rwaccess="R" range="" description="Read pointer." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xD;&#xA;“00” rd_core_busy=0  &amp; rd_bc_ready=0&#xD;&#xA;“01” rd_core_busy=0  &amp; rd_bc_ready=1&#xD;&#xA;“1x” rd_core_busy=1" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUF_EMPTY" rwaccess="R" range="" description="buffer empty status&#xD;&#xA;‘1’ -&gt; buffer is empty&#xD;&#xA;‘0’ -&gt; buffer is not empty" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___PROD_MBHDRINFO_TOP_BC_STATUS" description="Read_only status register." width="32" offset="0x608" page = "1" acronym="__ALL___PROD_MBHDRINFO_TOP_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="31" width="20"/>
    </register>
    <register id="__ALL___PROD_ACTIVITYINFO_BC_STATUS" description="Read_only status register." width="32" offset="0x60C" page = "1" acronym="__ALL___PROD_ACTIVITYINFO_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="31" width="20"/>
    </register>
    <register id="__ALL___PROD_SLICEINFO_BC_STATUS" description="Read_only status register." width="32" offset="0x610" page = "1" acronym="__ALL___PROD_SLICEINFO_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="31" width="20"/>
    </register>
    <register id="__ALL___PROD_ORG_TILED_YUV_BC_STATUS" description="Read_only status register." width="32" offset="0x614" page = "1" acronym="__ALL___PROD_ORG_TILED_YUV_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="31" width="20"/>
    </register>
    <register id="__ALL___SL2BC_ORG_RASTER_TILED_YUV_BC_STATUS" description="Read_only status register." width="32" offset="0x618" page = "1" acronym="__ALL___SL2BC_ORG_RASTER_TILED_YUV_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUF_FULL" rwaccess="R" range="" description="buffer full status&#xD;&#xA;‘1’ -&gt; buffer is full&#xD;&#xA;‘0’ -&gt; buffer is not full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="RD_PTR" rwaccess="R" range="" description="Read pointer." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xD;&#xA;“00” rd_core_busy=0  &amp; rd_bc_ready=0&#xD;&#xA;“01” rd_core_busy=0  &amp; rd_bc_ready=1&#xD;&#xA;“1x” rd_core_busy=1" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUF_EMPTY" rwaccess="R" range="" description="buffer empty status&#xD;&#xA;‘1’ -&gt; buffer is empty&#xD;&#xA;‘0’ -&gt; buffer is not empty" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LBC_ORG_YUV_BC_STATUS" description="Read_only status register." width="32" offset="0x61C" page = "1" acronym="__ALL___LBC_ORG_YUV_BC_STATUS">
        <bitfield id="WR_PTR" rwaccess="R" range="" description="Write pointer." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xD;&#xA;“00” wr_core_busy=0  &amp; wr_bc_ready=0&#xD;&#xA;“01” wr_core_busy=0  &amp; wr_bc_ready=1&#xD;&#xA;“1x” wr_core_busy=1" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUF_FULL" rwaccess="R" range="" description="buffer full status&#xD;&#xA;‘1’ -&gt; buffer is full&#xD;&#xA;‘0’ -&gt; buffer is not full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="RD_PTR" rwaccess="R" range="" description="Read pointer." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xD;&#xA;“00” rd_core_busy=0  &amp; rd_bc_ready=0&#xD;&#xA;“01” rd_core_busy=0  &amp; rd_bc_ready=1&#xD;&#xA;“1x” rd_core_busy=1" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUF_EMPTY" rwaccess="R" range="" description="buffer empty status&#xD;&#xA;‘1’ -&gt; buffer is empty&#xD;&#xA;‘0’ -&gt; buffer is not empty" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G1" description="Indicates the pending vdma triggers in VDMA group1 for IPE5-DRM." width="32" offset="0x700" page = "1" acronym="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G1">
        <bitfield id="PENDING_XTrigger_GROUP1" rwaccess="RW" range="" description="Indicates the number of pending X triggers for the current row in Group 1." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="PENDING_YTrigger_GROUP1" rwaccess="RW" range="" description="Indicates the number of pending row(Y) triggers for group1." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP1_PENDING" rwaccess="RW" range="" description="0 =&gt; Group1 triggers are completed.&#xD;&#xA;1 =&gt; Group1 triggers are pending." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G2" description="Indicates the pending vdma triggers in VDMA group2 for IPE5-DRM." width="32" offset="0x704" page = "1" acronym="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G2">
        <bitfield id="PENDING_XTrigger_GROUP2" rwaccess="RW" range="" description="Indicates the number of pending X triggers for the current row in Group 2." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="PENDING_YTrigger_GROUP2" rwaccess="RW" range="" description="Indicates the number of pending row(Y) triggers for group2." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP2_PENDING" rwaccess="RW" range="" description="0 =&gt; Group2 triggers are completed.&#xD;&#xA;1 =&gt; Group2 triggers are pending." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G3" description="Indicates the pending vdma triggers in VDMA group3 for IPE5-DRM." width="32" offset="0x708" page = "1" acronym="__ALL___IPE5_DRM_PENDING_VDMA_TRIGGERS_G3">
        <bitfield id="PENDING_XTrigger_GROUP3" rwaccess="RW" range="" description="Indicates the number of pending X triggers for the current row in Group 3." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="PENDING_YTrigger_GROUP3" rwaccess="RW" range="" description="Indicates the number of pending row(Y) triggers for group3." resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="GROUP3_PENDING" rwaccess="RW" range="" description="0 =&gt; Group3 triggers are completed.&#xD;&#xA;1 =&gt; Group3 triggers are pending." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_DRM_PENDING_WRPTR_INC_ORG_RASTER_TILED" description="Indicates the pending write pointer increments for ORG_BUF ." width="32" offset="0x70C" page = "1" acronym="__ALL___IPE5_DRM_PENDING_WRPTR_INC_ORG_RASTER_TILED">
        <bitfield id="PENDING_INC" rwaccess="RW" range="" description="Indicates the number of pending write pointer increments for ORG_BUF_RASTER_TILED SL2BC." resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___IPE5_DRM_HWA_THREAD_STATUS" description="IPE5-DRM thread status." width="32" offset="0x710" page = "1" acronym="__ALL___IPE5_DRM_HWA_THREAD_STATUS">
        <bitfield id="WAIT" rwaccess="R" range="" description="Wait for Tstart request" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted beacuse of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved bits" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___IPE5_PRE_MBX_MBY" description="MBx and MBy location of current MB being processed in IPE5_PRE." width="32" offset="0x714" page = "1" acronym="__ALL___IPE5_PRE_MBX_MBY">
        <bitfield id="MBx" rwaccess="R" range="" description="MBx location." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="MBy" rwaccess="R" range="" description="MBy Location." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_CUR_MB_IN_SLICE" description="Indicates the current MB count being processed in IPE5_PRE." width="32" offset="0x718" page = "1" acronym="__ALL___IPE5_PRE_CUR_MB_IN_SLICE">
        <bitfield id="CURMBINSLICE" rwaccess="R" range="" description="Current MB's complete count in slice." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___IPE5_PRE_STATS_DONE_MBX_MBY" description="MBx and MBy location of MB in IPE5_PRE, till which point the statistics computtion is complete.&#xD;&#xA;This is useful for H.241 use case." width="32" offset="0x71C" page = "1" acronym="__ALL___IPE5_PRE_STATS_DONE_MBX_MBY">
        <bitfield id="MBx" rwaccess="RW" range="" description="MBx location." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="MBy" rwaccess="RW" range="" description="MBy Location." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT4X4_H" description="Higher 32-bits of 4X4 block activity over a frame.&#xD;&#xA;For 8BPP mode, this register is not needed.&#xD;&#xA;Only required for 10BPP and higher." width="32" offset="0x720" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT4X4_H">
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT4X4_L" description="Lower 32-bits of 4X4 block activity over a frame." width="32" offset="0x724" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT4X4_L">
        <bitfield id="SUM_ACT4X4" rwaccess="RW" range="" description="Lower 31-bits of Accumulated values of ACT_4X4." resetval="0" end="0" begin="30" width="31"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT8X8_H" description="Higher 1-bits of 8X8 block activity over a frame." width="32" offset="0x728" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT8X8_H">
        <bitfield id="SUM_ACT8X8" rwaccess="RW" range="" description="Higher 1-bit of Accumulated values of ACT_8X8." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT8X8_L" description="Lower 32-bits of 8X8 block activity over a frame." width="32" offset="0x72C" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT8X8_L">
        <bitfield id="SUM_ACT8X8" rwaccess="RW" range="" description="Lower 32-bits of Accumulated values of ACT_8X8." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT16X16_H" description="Higher 3-bits of 16X16 block activity over a frame." width="32" offset="0x730" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT16X16_H">
        <bitfield id="SUM_ACT16X16" rwaccess="RW" range="" description="Higher 3-bits of Accumulated values of ACT_16X16." resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="__ALL___IPE5_PRE_SUM_ACT16X16_L" description="Lower 32-bits of 16X16 block activity over a frame." width="32" offset="0x734" page = "1" acronym="__ALL___IPE5_PRE_SUM_ACT16X16_L">
        <bitfield id="SUM_ACT16X16" rwaccess="RW" range="" description="Lower 32-bits of Accumulated values of ACT_16X16." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_ED_TEXT_MB_COUNT" description="Counter for Text MB's in picture." width="32" offset="0x738" page = "1" acronym="__ALL___IPE5_PRE_ED_TEXT_MB_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Count value." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_ED_TEXTURE_MB_COUNT" description="Counter for Texture MB's in picture." width="32" offset="0x73C" page = "1" acronym="__ALL___IPE5_PRE_ED_TEXTURE_MB_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Count value." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_ED_FLAT_MB_COUNT" description="Counter for Flat MB's in picture." width="32" offset="0x740" page = "1" acronym="__ALL___IPE5_PRE_ED_FLAT_MB_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Count value." resetval="0" end="0" begin="18" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved to support higher bit depths.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="19" begin="31" width="13"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R0_SUM_H" description="Sum of pixels in Region 0.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x744" page = "1" acronym="__ALL___IPE5_PRE_WP_R0_SUM_H">
        <bitfield id="SUM_R0_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R0_SUM_L" description="Sum of pixels in Region 0.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x748" page = "1" acronym="__ALL___IPE5_PRE_WP_R0_SUM_L">
        <bitfield id="SUM_R0_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R1_SUM_H" description="Sum of pixels in Region 1.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x74C" page = "1" acronym="__ALL___IPE5_PRE_WP_R1_SUM_H">
        <bitfield id="SUM_R1_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R1_SUM_L" description="Sum of pixels in Region 1.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x750" page = "1" acronym="__ALL___IPE5_PRE_WP_R1_SUM_L">
        <bitfield id="SUM_R1_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R2_SUM_H" description="Sum of pixels in Region 2.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x754" page = "1" acronym="__ALL___IPE5_PRE_WP_R2_SUM_H">
        <bitfield id="SUM_R2_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R2_SUM_L" description="Sum of pixels in Region 2.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x758" page = "1" acronym="__ALL___IPE5_PRE_WP_R2_SUM_L">
        <bitfield id="SUM_R2_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R3_SUM_H" description="Sum of pixels in Region 3.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x75C" page = "1" acronym="__ALL___IPE5_PRE_WP_R3_SUM_H">
        <bitfield id="SUM_R3_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R3_SUM_L" description="Sum of pixels in Region 3.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x760" page = "1" acronym="__ALL___IPE5_PRE_WP_R3_SUM_L">
        <bitfield id="SUM_R3_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R4_SUM_H" description="Sum of pixels in Region 4.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x764" page = "1" acronym="__ALL___IPE5_PRE_WP_R4_SUM_H">
        <bitfield id="SUM_R4_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R4_SUM_L" description="Sum of pixels in Region 4.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x768" page = "1" acronym="__ALL___IPE5_PRE_WP_R4_SUM_L">
        <bitfield id="SUM_R4_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R5_SUM_H" description="Sum of pixels in Region 5.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x76C" page = "1" acronym="__ALL___IPE5_PRE_WP_R5_SUM_H">
        <bitfield id="SUM_R5_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R5_SUM_L" description="Sum of pixels in Region 5.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x770" page = "1" acronym="__ALL___IPE5_PRE_WP_R5_SUM_L">
        <bitfield id="SUM_R5_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R6_SUM_H" description="Sum of pixels in Region 6.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x774" page = "1" acronym="__ALL___IPE5_PRE_WP_R6_SUM_H">
        <bitfield id="SUM_R6_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R6_SUM_L" description="Sum of pixels in Region 6.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x778" page = "1" acronym="__ALL___IPE5_PRE_WP_R6_SUM_L">
        <bitfield id="SUM_R6_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R7_SUM_H" description="Sum of pixels in Region 7.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x77C" page = "1" acronym="__ALL___IPE5_PRE_WP_R7_SUM_H">
        <bitfield id="SUM_R7_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R7_SUM_L" description="Sum of pixels in Region 7.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x780" page = "1" acronym="__ALL___IPE5_PRE_WP_R7_SUM_L">
        <bitfield id="SUM_R7_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R8_SUM_H" description="Sum of pixels in Region 8.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x784" page = "1" acronym="__ALL___IPE5_PRE_WP_R8_SUM_H">
        <bitfield id="SUM_R8_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R8_SUM_L" description="Sum of pixels in Region 8.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x788" page = "1" acronym="__ALL___IPE5_PRE_WP_R8_SUM_L">
        <bitfield id="SUM_R8_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R9_SUM_H" description="Sum of pixels in Region 9.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x78C" page = "1" acronym="__ALL___IPE5_PRE_WP_R9_SUM_H">
        <bitfield id="SUM_R9_H" rwaccess="RW" range="" description="Higher bits of SUM in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R9_SUM_L" description="Sum of pixels in Region 9.&#xD;&#xA;The sum can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x790" page = "1" acronym="__ALL___IPE5_PRE_WP_R9_SUM_L">
        <bitfield id="SUM_R9_L" rwaccess="RW" range="" description="Lower 32 bits of SUM in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R0_SUM_SQR_H" description="Sum of squares of pixels in Region 0.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x794" page = "1" acronym="__ALL___IPE5_PRE_WP_R0_SUM_SQR_H">
        <bitfield id="SUM_SQR_R0_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R0_SUM_SQR_L" description="Sum of squares of pixels in Region 0.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x798" page = "1" acronym="__ALL___IPE5_PRE_WP_R0_SUM_SQR_L">
        <bitfield id="SUM_SQR_R0_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R1_SUM_SQR_H" description="Sum of squares of pixels in Region 1.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x79C" page = "1" acronym="__ALL___IPE5_PRE_WP_R1_SUM_SQR_H">
        <bitfield id="SUM_SQR_R1_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R1_SUM_SQR_L" description="Sum of squares of pixels in Region 1.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7A0" page = "1" acronym="__ALL___IPE5_PRE_WP_R1_SUM_SQR_L">
        <bitfield id="SUM_SQR_R1_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R2_SUM_SQR_H" description="Sum of squares of pixels in Region 2.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7A4" page = "1" acronym="__ALL___IPE5_PRE_WP_R2_SUM_SQR_H">
        <bitfield id="SUM_SQR_R2_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R2_SUM_SQR_L" description="Sum of squares of pixels in Region 2.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7A8" page = "1" acronym="__ALL___IPE5_PRE_WP_R2_SUM_SQR_L">
        <bitfield id="SUM_SQR_R2_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R3_SUM_SQR_H" description="Sum of squares of pixels in Region 3.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7AC" page = "1" acronym="__ALL___IPE5_PRE_WP_R3_SUM_SQR_H">
        <bitfield id="SUM_SQR_R3_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R3_SUM_SQR_L" description="Sum of squares of pixels in Region 3.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7B0" page = "1" acronym="__ALL___IPE5_PRE_WP_R3_SUM_SQR_L">
        <bitfield id="SUM_SQR_R3_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R4_SUM_SQR_H" description="Sum of squares of pixels in Region 4.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7B4" page = "1" acronym="__ALL___IPE5_PRE_WP_R4_SUM_SQR_H">
        <bitfield id="SUM_SQR_R4_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R4_SUM_SQR_L" description="Sum of squares of pixels in Region 4.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7B8" page = "1" acronym="__ALL___IPE5_PRE_WP_R4_SUM_SQR_L">
        <bitfield id="SUM_SQR_R4_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R5_SUM_SQR_H" description="Sum of squares of pixels in Region 5.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7BC" page = "1" acronym="__ALL___IPE5_PRE_WP_R5_SUM_SQR_H">
        <bitfield id="SUM_SQR_R5_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R5_SUM_SQR_L" description="Sum of squares of pixels in Region 5.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7C0" page = "1" acronym="__ALL___IPE5_PRE_WP_R5_SUM_SQR_L">
        <bitfield id="SUM_SQR_R5_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R6_SUM_SQR_H" description="Sum of squares of pixels in Region 6.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7C4" page = "1" acronym="__ALL___IPE5_PRE_WP_R6_SUM_SQR_H">
        <bitfield id="SUM_SQR_R6_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R6_SUM_SQR_L" description="Sum of squares of pixels in Region 6.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7C8" page = "1" acronym="__ALL___IPE5_PRE_WP_R6_SUM_SQR_L">
        <bitfield id="SUM_SQR_R6_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R7_SUM_SQR_H" description="Sum of squares of pixels in Region 7.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7CC" page = "1" acronym="__ALL___IPE5_PRE_WP_R7_SUM_SQR_H">
        <bitfield id="SUM_SQR_R7_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R7_SUM_SQR_L" description="Sum of squares of pixels in Region 7.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7D0" page = "1" acronym="__ALL___IPE5_PRE_WP_R7_SUM_SQR_L">
        <bitfield id="SUM_SQR_R7_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R8_SUM_SQR_H" description="Sum of squares of pixels in Region 8.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7D4" page = "1" acronym="__ALL___IPE5_PRE_WP_R8_SUM_SQR_H">
        <bitfield id="SUM_SQR_R8_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R8_SUM_SQR_L" description="Sum of squares of pixels in Region 8.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7D8" page = "1" acronym="__ALL___IPE5_PRE_WP_R8_SUM_SQR_L">
        <bitfield id="SUM_SQR_R8_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R9_SUM_SQR_H" description="Sum of squares of pixels in Region 9.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 10 bits." width="32" offset="0x7DC" page = "1" acronym="__ALL___IPE5_PRE_WP_R9_SUM_SQR_H">
        <bitfield id="SUM_SQR_R9_H" rwaccess="RW" range="" description="Higher 10 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___IPE5_PRE_WP_R9_SUM_SQR_L" description="Sum of squares of pixels in Region 9.&#xD;&#xA;The sum of squares can be of 42-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7E0" page = "1" acronym="__ALL___IPE5_PRE_WP_R9_SUM_SQR_L">
        <bitfield id="SUM_SQR_R9_L" rwaccess="RW" range="" description="Lower 32 bits of SUM of squares in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_PICAFF_FRAME_ACC_H" description="VD_FRAME_ACC value can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x7E4" page = "1" acronym="__ALL___IPE5_PRE_PICAFF_FRAME_ACC_H">
        <bitfield id="VD_FRAME_ACC" rwaccess="RW" range="" description="Higher 2 bits in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_PICAFF_FRAME_ACC_L" description="VD_FRAME_ACC value can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7E8" page = "1" acronym="__ALL___IPE5_PRE_PICAFF_FRAME_ACC_L">
        <bitfield id="VD_FRAME_ACC" rwaccess="RW" range="" description="Lower 32 bits in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_PICAFF_FIELD_ACC_H" description="VD_FIELD_ACC value can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the higher 2 bits." width="32" offset="0x7EC" page = "1" acronym="__ALL___IPE5_PRE_PICAFF_FIELD_ACC_H">
        <bitfield id="VD_FIELD_ACC" rwaccess="RW" range="" description="Higher 2 bits in case of 8bpp." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___IPE5_PRE_PICAFF_FIELD_ACC_L" description="VD_FIELD_ACC value can be of 34-bits max for 8bpp.&#xD;&#xA;This MMR stores the lower 32 bits." width="32" offset="0x7F0" page = "1" acronym="__ALL___IPE5_PRE_PICAFF_FIELD_ACC_L">
        <bitfield id="VD_FIELD_ACC" rwaccess="RW" range="" description="Lower 32 bits in case of 8bpp." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___IPE5_PRE_HWA_THREAD_STATUS" description="IPE5-PRE thread status." width="32" offset="0x7F4" page = "1" acronym="__ALL___IPE5_PRE_HWA_THREAD_STATUS">
        <bitfield id="WAIT" rwaccess="R" range="" description="Wait for Tstart request" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted beacuse of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved bits" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___IPE5_CORE_MBX_MBY" description="MBx and MBy location of current MB being processed in IPE5_CORE." width="32" offset="0x7F8" page = "1" acronym="__ALL___IPE5_CORE_MBX_MBY">
        <bitfield id="MBx" rwaccess="R" range="" description="MBx location." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved0" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="MBy" rwaccess="R" range="" description="MBy Location." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___IPE5_CORE_BESTCOST_LUMA" description="SAD value of Best Luma partition type." width="32" offset="0x7FC" page = "1" acronym="__ALL___IPE5_CORE_BESTCOST_LUMA">
        <bitfield id="BEST_COST" rwaccess="R" range="" description="SAD value of Best Luma partition type." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___IPE5_CORE_BESTCOST_CHROMA" description="SAD value of Best Chroma partition type." width="32" offset="0x800" page = "1" acronym="__ALL___IPE5_CORE_BESTCOST_CHROMA">
        <bitfield id="BEST_COST" rwaccess="R" range="" description="SAD value of Best chroma mode." resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved.&#xD;&#xA;'0' will be returned at Read, and Write will be ignored." resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___IPE5_CORE_HWA_THREAD_STATUS" description="IPE5-CORE thread status." width="32" offset="0x804" page = "1" acronym="__ALL___IPE5_CORE_HWA_THREAD_STATUS">
        <bitfield id="WAIT" rwaccess="R" range="" description="Wait for Tstart request" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted beacuse of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved bits" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___IPE5_HTS_STATUS" description="IPE5-HTS status." width="32" offset="0x808" page = "1" acronym="__ALL___IPE5_HTS_STATUS">
        <bitfield id="INIT" rwaccess="R" range="" description="HWA is autoloading/initializing" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="HWA is executing" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PIPEDOWN" rwaccess="R" range="" description="HWA is in pipedown" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved bits" resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="__ALL___WORD" description="Each word of 32-bit is accessible through 32-bit OCP Port." width="32" offset="0x1000" page = "1" acronym="__ALL___WORD">
        <bitfield id="Word" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___WORD" description="" width="32" offset="0x2000" page = "1" acronym="__ALL___WORD">
        <bitfield id="Word" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___WORD" description="" width="32" offset="0x3000" page = "1" acronym="__ALL___WORD">
        <bitfield id="Word" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
</register>
</module>
