{"Source Block": ["hdl/library/jesd204/jesd204_rx/align_mux.v@58:68@HdlIdDef", "localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\n\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\nalways @(posedge clk) begin\n  in_data_d1 <= in_data;\n  in_charisk_d1 <= in_charisk;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/align_mux.v@55:65", "  output [DATA_PATH_WIDTH-1:0] out_charisk\n);\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\n\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\n"], ["hdl/library/jesd204/jesd204_rx/align_mux.v@61:74", "reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\nalways @(posedge clk) begin\n  in_data_d1 <= in_data;\n  in_charisk_d1 <= in_charisk;\nend\n\nassign data = {in_data, in_data_d1};\nassign charisk = {in_charisk, in_charisk_d1};\n\nassign align_int = align[DPW_LOG2-1:0];\n"], ["hdl/library/jesd204/jesd204_rx/align_mux.v@57:67", "\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\n\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\nalways @(posedge clk) begin\n  in_data_d1 <= in_data;\n"], ["hdl/library/jesd204/jesd204_rx/align_mux.v@59:69", "\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\nalways @(posedge clk) begin\n  in_data_d1 <= in_data;\n  in_charisk_d1 <= in_charisk;\nend\n"], ["hdl/library/jesd204/jesd204_rx/align_mux.v@56:66", ");\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\n\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\nwire [(DATA_PATH_WIDTH*2)-1:0]     charisk;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/align_mux.v@53:63", "  input [DATA_PATH_WIDTH-1:0] in_charisk,\n  output [DATA_PATH_WIDTH*8-1:0] out_data,\n  output [DATA_PATH_WIDTH-1:0] out_charisk\n);\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\n\nwire [DPW_LOG2-1:0]                align_int;\nreg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;\nreg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;\nwire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\n"]], "Diff Content": {"Delete": [[63, "wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;\n"]], "Add": []}}