// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Switch_2(
  input         io_in_0_0_valid,
                io_in_0_0_bits_flit_head,
                io_in_0_0_bits_flit_tail,
  input  [72:0] io_in_0_0_bits_flit_payload,
  input  [2:0]  io_in_0_0_bits_flit_flow_vnet_id,
  input  [3:0]  io_in_0_0_bits_flit_flow_ingress_node,
  input  [2:0]  io_in_0_0_bits_flit_flow_ingress_node_id,
  input  [3:0]  io_in_0_0_bits_flit_flow_egress_node,
  input  [2:0]  io_in_0_0_bits_flit_flow_egress_node_id,
  input  [3:0]  io_in_0_0_bits_out_virt_channel,
  input         io_sel_0_0_0_0,
  output        io_out_0_0_valid,
                io_out_0_0_bits_head,
                io_out_0_0_bits_tail,
  output [72:0] io_out_0_0_bits_payload,
  output [2:0]  io_out_0_0_bits_flow_vnet_id,
  output [3:0]  io_out_0_0_bits_flow_ingress_node,
  output [2:0]  io_out_0_0_bits_flow_ingress_node_id,
  output [3:0]  io_out_0_0_bits_flow_egress_node,
  output [2:0]  io_out_0_0_bits_flow_egress_node_id,
  output [3:0]  io_out_0_0_bits_virt_channel_id
);

  assign io_out_0_0_valid = io_in_0_0_valid & io_sel_0_0_0_0;	// @[Switch.scala:48:67]
  assign io_out_0_0_bits_head = io_in_0_0_bits_flit_head;
  assign io_out_0_0_bits_tail = io_in_0_0_bits_flit_tail;
  assign io_out_0_0_bits_payload = io_in_0_0_bits_flit_payload;
  assign io_out_0_0_bits_flow_vnet_id = io_in_0_0_bits_flit_flow_vnet_id;
  assign io_out_0_0_bits_flow_ingress_node = io_in_0_0_bits_flit_flow_ingress_node;
  assign io_out_0_0_bits_flow_ingress_node_id = io_in_0_0_bits_flit_flow_ingress_node_id;
  assign io_out_0_0_bits_flow_egress_node = io_in_0_0_bits_flit_flow_egress_node;
  assign io_out_0_0_bits_flow_egress_node_id = io_in_0_0_bits_flit_flow_egress_node_id;
  assign io_out_0_0_bits_virt_channel_id = io_in_0_0_bits_out_virt_channel;
endmodule

