// Seed: 459783446
macromodule module_0;
  reg id_1;
  id_2 :
  assert property (@(posedge ~id_1) id_2)
  else id_2 <= id_2;
  logic [7:0] id_3;
  assign id_1 = id_1;
  assign id_2 = id_3[1] == 1;
  reg id_4;
  genvar id_5;
  integer id_6 (
      id_4,
      1'h0,
      id_5
  );
  initial $display(id_2, id_4);
  always_ff begin
    id_4 = id_1;
    id_4 = id_4;
  end
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_27, id_28, id_29;
  wire id_30;
  tri  id_31 = 1;
  assign id_31 = {id_31#(
      .id_3(1),
      .id_8(id_18)
  ), id_31} ? 1 : 1;
  always
    if (1) id_8 = id_20;
    else id_14 <= 1;
  module_0();
  assign id_7  = id_29;
  assign id_11 = 1'b0;
  assign id_9  = 1 == id_21;
  assign id_29 = 1;
endmodule
