# pcie_protocol_pipeline
RTL + SystemVerilog DV projects simulating PCIe protocol pipeline: SmartFIFO, PHY decoder (8b/10b), and TLP parser with MMIO interface. Built to reflect real-world IP integration.
