

================================================================
== Vivado HLS Report for 'rx_process_ibh_512_s'
================================================================
* Date:           Mon Mar  1 13:04:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.596|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     848|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|     697|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     697|     974|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln69_fu_328_p2                |     +    |      0|  0|  23|           1|          16|
    |and_ln414_1_fu_304_p2             |    and   |      0|  0|  96|          96|          96|
    |and_ln414_2_fu_310_p2             |    and   |      0|  0|  96|          96|          96|
    |and_ln414_fu_292_p2               |    and   |      0|  0|  96|          96|          96|
    |and_ln90_fu_351_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_124                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op56          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln414_fu_232_p2              |   icmp   |      0|  0|  20|          25|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln75_fu_335_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln90_fu_365_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_316_p2              |    or    |      0|  0|  96|          96|          96|
    |select_ln414_1_fu_268_p3          |  select  |      0|  0|  91|           1|          96|
    |select_ln414_2_fu_276_p3          |  select  |      0|  0|  99|           1|          97|
    |select_ln414_3_fu_284_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln414_fu_250_p3            |  select  |      0|  0|  91|           1|          96|
    |select_ln90_fu_357_p3             |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln414_fu_298_p2               |    xor   |      0|  0|  96|           2|          96|
    |xor_ln90_fu_345_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 848|         430|         809|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6  |  15|          3|    1|          3|
    |ap_phi_mux_phi_ln75_phi_fu_164_p4              |  15|          3|   16|         48|
    |ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4      |  15|          3|    1|          3|
    |rx_ibh2exh_MetaFifo_s_10_blk_n                 |   9|          2|    1|          2|
    |rx_ibh2fsm_MetaFifo_s_9_blk_n                  |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_d_blk_n                     |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_k_blk_n                     |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_l_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_data_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_keep_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_last_blk_n                     |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 126|         27|   27|         72|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    1|   0|    1|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |bth_header_V              |   96|   0|   96|          0|
    |bth_idx                   |   16|   0|   16|          0|
    |bth_ready                 |    1|   0|    1|          0|
    |metaWritten               |    1|   0|    1|          0|
    |metaWritten_load_reg_517  |    1|   0|    1|          0|
    |or_ln75_reg_513           |    1|   0|    1|          0|
    |tmp_data_V_reg_495        |  512|   0|  512|          0|
    |tmp_keep_V_reg_500        |   64|   0|   64|          0|
    |tmp_last_V_reg_505        |    1|   0|    1|          0|
    |tmp_reg_491               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  697|   0|  697|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|rx_udp2ibFifo_V_data_dout        |  in |  512|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_data_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_data_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_keep_dout        |  in |   64|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_keep_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_keep_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_last_dout        |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_udp2ibFifo_V_last_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_udp2ibFifo_V_last_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_ibh2shiftFifo_V_d_din         | out |  512|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_d_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_d_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_k_din         | out |   64|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_k_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_k_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_l_din         | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2shiftFifo_V_l_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2shiftFifo_V_l_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_din      | out |   92|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_full_n   |  in |    1|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_write    | out |    1|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_din     | out |    5|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_full_n  |  in |    1|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_write   | out |    1|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_udp2ibFifo_V_data, i64* @rx_udp2ibFifo_V_keep, i1* @rx_udp2ibFifo_V_last, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:73]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %"rx_process_ibh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:73]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_udp2ibFifo_V_data, i64* @rx_udp2ibFifo_V_keep, i1* @rx_udp2ibFifo_V_last) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:75]   --->   Operation 5 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:75]   --->   Operation 6 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:75]   --->   Operation 7 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:75]   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bth_ready_load = load i1* @bth_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 9 'load' 'bth_ready_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bth_idx_load = load i16* @bth_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 10 'load' 'bth_idx_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br i1 %bth_ready_load, label %parseWord.exit.i, label %1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 11 'br' <Predicate = (tmp)> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Lo_assign = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %bth_idx_load, i9 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:60->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 12 'bitconcatenate' 'Lo_assign' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %tmp_data_V to i96" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 13 'trunc' 'tmp_V' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96* @bth_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 14 'load' 'p_Val2_s' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.03ns)   --->   "%icmp_ln414 = icmp ugt i25 %Lo_assign, 95" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 15 'icmp' 'icmp_ln414' <Predicate = (tmp & !bth_ready_load)> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i512 %tmp_data_V to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 16 'trunc' 'trunc_ln414' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st3 = call i96 @_ssdm_op_BitConcatenate.i96.i1.i95(i1 %trunc_ln414, i95 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 17 'bitconcatenate' 'st3' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i96 %st3, i96 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 18 'select' 'select_ln414' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp_16 = call i96 @llvm.part.select.i96(i96 %select_ln414, i32 95, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 19 'partselect' 'tmp_16' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i96 %tmp_16, i96 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 20 'select' 'select_ln414_1' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i96 -39614081257132168796771975168, i96 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 21 'select' 'select_ln414_2' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i96 1, i96 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 22 'select' 'select_ln414_3' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln414 = and i96 %select_ln414_2, %select_ln414_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 23 'and' 'and_ln414' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i96 %and_ln414, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 24 'xor' 'xor_ln414' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i96 %p_Val2_s, %xor_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 25 'and' 'and_ln414_1' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln414_2 = and i96 %select_ln414_1, %and_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 26 'and' 'and_ln414_2' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_s = or i96 %and_ln414_1, %and_ln414_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 27 'or' 'p_Result_s' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i96 %p_Result_s, i96* @bth_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:62->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 28 'store' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%add_ln69 = add i16 1, %bth_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 29 'add' 'add_ln69' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "br label %parseWord.exit.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 30 'br' <Predicate = (tmp & !bth_ready_load)> <Delay = 0.65>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln75 = phi i16 [ %bth_idx_load, %0 ], [ %add_ln69, %1 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 31 'phi' 'phi_ln75' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%write_flag_1_i_i = phi i1 [ false, %0 ], [ true, %1 ]"   --->   Operation 32 'phi' 'write_flag_1_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln75 = or i1 %bth_ready_load, %write_flag_1_i_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 33 'or' 'or_ln75' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1* @metaWritten, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:81]   --->   Operation 34 'load' 'metaWritten_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "br i1 %or_ln75, label %2, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:78]   --->   Operation 35 'br' <Predicate = (tmp)> <Delay = 0.65>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "br i1 %metaWritten_load, label %._crit_edge2.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:81]   --->   Operation 36 'br' <Predicate = (tmp & or_ln75)> <Delay = 0.65>
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:88]   --->   Operation 37 'br' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.65>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln90)   --->   "%metaWritten_flag_1_i = phi i1 [ false, %parseWord.exit.i ], [ false, %2 ], [ true, %3 ]"   --->   Operation 38 'phi' 'metaWritten_flag_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%xor_ln90 = xor i1 %tmp_last_V, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:90]   --->   Operation 39 'xor' 'xor_ln90' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%and_ln90 = and i1 %or_ln75, %xor_ln90" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:90]   --->   Operation 40 'and' 'and_ln90' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln90 = select i1 %tmp_last_V, i16 0, i16 %phi_ln75" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:90]   --->   Operation 41 'select' 'select_ln90' <Predicate = (tmp)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln90 = or i1 %tmp_last_V, %metaWritten_flag_1_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:90]   --->   Operation 42 'or' 'or_ln90' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_ln90, label %mergeST74.i, label %._crit_edge4.new75.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:90]   --->   Operation 43 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i1 %xor_ln90, i1* @metaWritten, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:87]   --->   Operation 44 'store' <Predicate = (tmp & or_ln90)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %select_ln90, i16* @bth_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 45 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i1 %and_ln90, i1* @bth_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:76]   --->   Operation 46 'store' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @rx_ibh2exh_MetaFifo_s_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i92* @rx_ibh2fsm_MetaFifo_s_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ibh2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ibh2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ibh2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2ibFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2ibFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2ibFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:66]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ibh2shiftFifo_V_d, i64* @rx_ibh2shiftFifo_V_k, i1* @rx_ibh2shiftFifo_V_l, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:80]   --->   Operation 56 'write' <Predicate = (tmp & or_ln75)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_8 = load i96* @bth_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:348->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 57 'load' 'p_Val2_8' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i96 %p_Val2_8 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:348->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 58 'trunc' 'tmp_17' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_partition_key_V = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %p_Val2_8, i32 16, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:356->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 59 'partselect' 'tmp_partition_key_V' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_126_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 56, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:372->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 60 'partselect' 'p_Result_126_i_i_i' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 48, i32 55) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:372->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 61 'partselect' 'p_Result_126_1_i_i' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_126_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 40, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:372->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 62 'partselect' 'p_Result_126_2_i_i' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_126_i_i = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 88, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:364->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 63 'partselect' 'p_Result_126_i_i' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i_1 = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 80, i32 87) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:364->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 64 'partselect' 'p_Result_126_1_i_i_1' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_126_2_i_i_1 = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %p_Val2_8, i32 72, i32 79) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:364->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 65 'partselect' 'p_Result_126_2_i_i_1' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = call i92 @_ssdm_op_BitConcatenate.i92.i23.i8.i8.i8.i8.i8.i8.i16.i5(i23 3, i8 %p_Result_126_2_i_i_1, i8 %p_Result_126_1_i_i_1, i8 %p_Result_126_i_i, i8 %p_Result_126_2_i_i, i8 %p_Result_126_1_i_i, i8 %p_Result_126_i_i_i, i16 %tmp_partition_key_V, i5 %tmp_17) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 66 'bitconcatenate' 'tmp_11' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i92P(i92* @rx_ibh2fsm_MetaFifo_s_9, i92 %tmp_11) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84]   --->   Operation 67 'write' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* @rx_ibh2exh_MetaFifo_s_10, i5 %tmp_17) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:86]   --->   Operation 68 'write' <Predicate = (tmp & or_ln75 & !metaWritten_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge4.new75.i"   --->   Operation 69 'br' <Predicate = (tmp & or_ln90)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %"rx_process_ibh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:95]   --->   Operation 70 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_udp2ibFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2ibFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2ibFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ bth_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bth_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bth_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_ibh2shiftFifo_V_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibh2shiftFifo_V_k]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibh2shiftFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibh2fsm_MetaFifo_s_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ibh2exh_MetaFifo_s_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (nbreadreq     ) [ 011]
br_ln73              (br            ) [ 000]
empty                (read          ) [ 000]
tmp_data_V           (extractvalue  ) [ 011]
tmp_keep_V           (extractvalue  ) [ 011]
tmp_last_V           (extractvalue  ) [ 011]
bth_ready_load       (load          ) [ 010]
bth_idx_load         (load          ) [ 000]
br_ln57              (br            ) [ 000]
Lo_assign            (bitconcatenate) [ 000]
tmp_V                (trunc         ) [ 000]
p_Val2_s             (load          ) [ 000]
icmp_ln414           (icmp          ) [ 000]
trunc_ln414          (trunc         ) [ 000]
st3                  (bitconcatenate) [ 000]
select_ln414         (select        ) [ 000]
tmp_16               (partselect    ) [ 000]
select_ln414_1       (select        ) [ 000]
select_ln414_2       (select        ) [ 000]
select_ln414_3       (select        ) [ 000]
and_ln414            (and           ) [ 000]
xor_ln414            (xor           ) [ 000]
and_ln414_1          (and           ) [ 000]
and_ln414_2          (and           ) [ 000]
p_Result_s           (or            ) [ 000]
store_ln62           (store         ) [ 000]
add_ln69             (add           ) [ 000]
br_ln75              (br            ) [ 000]
phi_ln75             (phi           ) [ 000]
write_flag_1_i_i     (phi           ) [ 000]
or_ln75              (or            ) [ 011]
metaWritten_load     (load          ) [ 011]
br_ln78              (br            ) [ 000]
br_ln81              (br            ) [ 000]
br_ln88              (br            ) [ 000]
metaWritten_flag_1_i (phi           ) [ 000]
xor_ln90             (xor           ) [ 000]
and_ln90             (and           ) [ 000]
select_ln90          (select        ) [ 000]
or_ln90              (or            ) [ 011]
br_ln90              (br            ) [ 000]
store_ln87           (store         ) [ 000]
store_ln76           (store         ) [ 000]
store_ln76           (store         ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specpipeline_ln66    (specpipeline  ) [ 000]
write_ln80           (write         ) [ 000]
p_Val2_8             (load          ) [ 000]
tmp_17               (trunc         ) [ 000]
tmp_partition_key_V  (partselect    ) [ 000]
p_Result_126_i_i_i   (partselect    ) [ 000]
p_Result_126_1_i_i   (partselect    ) [ 000]
p_Result_126_2_i_i   (partselect    ) [ 000]
p_Result_126_i_i     (partselect    ) [ 000]
p_Result_126_1_i_i_1 (partselect    ) [ 000]
p_Result_126_2_i_i_1 (partselect    ) [ 000]
tmp_11               (bitconcatenate) [ 000]
write_ln84           (write         ) [ 000]
write_ln86           (write         ) [ 000]
br_ln0               (br            ) [ 000]
br_ln95              (br            ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_udp2ibFifo_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_udp2ibFifo_V_keep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_udp2ibFifo_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2ibFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bth_ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bth_ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bth_idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bth_idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bth_header_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bth_header_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_ibh2shiftFifo_V_d">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2shiftFifo_V_d"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_ibh2shiftFifo_V_k">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2shiftFifo_V_k"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_ibh2shiftFifo_V_l">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2shiftFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_ibh2fsm_MetaFifo_s_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2fsm_MetaFifo_s_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_ibh2exh_MetaFifo_s_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2exh_MetaFifo_s_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i1.i95"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i96"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i92.i23.i8.i8.i8.i8.i8.i8.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i92P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_nbreadreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="512" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="577" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln80_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="0" index="4" bw="512" slack="1"/>
<pin id="140" dir="0" index="5" bw="64" slack="1"/>
<pin id="141" dir="0" index="6" bw="1" slack="1"/>
<pin id="142" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln84_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="92" slack="0"/>
<pin id="150" dir="0" index="2" bw="92" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln86_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_ln75_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln75 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_ln75_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln75/1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="write_flag_1_i_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_flag_1_i_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_1_i_i/1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="metaWritten_flag_1_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="metaWritten_flag_1_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_1_i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_data_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="577" slack="0"/>
<pin id="197" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_keep_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="577" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_last_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="577" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bth_ready_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bth_ready_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bth_idx_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bth_idx_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Lo_assign_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="25" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="512" slack="0"/>
<pin id="226" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Val2_s_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="96" slack="0"/>
<pin id="230" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln414_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="0"/>
<pin id="234" dir="0" index="1" bw="25" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln414_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="512" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="st3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="96" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln414_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="96" slack="0"/>
<pin id="253" dir="0" index="2" bw="96" slack="0"/>
<pin id="254" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="96" slack="0"/>
<pin id="260" dir="0" index="1" bw="96" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="1" slack="0"/>
<pin id="263" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln414_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="96" slack="0"/>
<pin id="271" dir="0" index="2" bw="96" slack="0"/>
<pin id="272" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln414_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="96" slack="0"/>
<pin id="279" dir="0" index="2" bw="96" slack="0"/>
<pin id="280" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln414_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="96" slack="0"/>
<pin id="287" dir="0" index="2" bw="96" slack="0"/>
<pin id="288" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln414_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="96" slack="0"/>
<pin id="294" dir="0" index="1" bw="96" slack="0"/>
<pin id="295" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln414_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="96" slack="0"/>
<pin id="300" dir="0" index="1" bw="96" slack="0"/>
<pin id="301" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln414_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="96" slack="0"/>
<pin id="306" dir="0" index="1" bw="96" slack="0"/>
<pin id="307" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln414_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="96" slack="0"/>
<pin id="312" dir="0" index="1" bw="96" slack="0"/>
<pin id="313" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="96" slack="0"/>
<pin id="318" dir="0" index="1" bw="96" slack="0"/>
<pin id="319" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln62_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="96" slack="0"/>
<pin id="324" dir="0" index="1" bw="96" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln69_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln75_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="metaWritten_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xor_ln90_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln90_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln90/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln90_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="0" index="2" bw="16" slack="0"/>
<pin id="361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln90_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln87_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln76_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln76_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Val2_8_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="96" slack="0"/>
<pin id="391" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_17_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="96" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_partition_key_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="96" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_partition_key_V/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_126_i_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="96" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_126_1_i_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="96" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Result_126_2_i_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="96" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_2_i_i/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_126_i_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="96" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="0" index="3" bw="8" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_i_i/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_126_1_i_i_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="96" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_1_i_i_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_126_2_i_i_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="96" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_126_2_i_i_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="92" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="0" index="4" bw="8" slack="0"/>
<pin id="474" dir="0" index="5" bw="8" slack="0"/>
<pin id="475" dir="0" index="6" bw="8" slack="0"/>
<pin id="476" dir="0" index="7" bw="8" slack="0"/>
<pin id="477" dir="0" index="8" bw="16" slack="0"/>
<pin id="478" dir="0" index="9" bw="5" slack="0"/>
<pin id="479" dir="1" index="10" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_data_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="512" slack="1"/>
<pin id="497" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_keep_V_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_last_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="or_ln75_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln75 "/>
</bind>
</comp>

<comp id="517" class="1005" name="metaWritten_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

<comp id="521" class="1005" name="or_ln90_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln90 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="152"><net_src comp="108" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="110" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="198"><net_src comp="124" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="124" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="124" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="195" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="216" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="195" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="232" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="224" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="232" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="258" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="224" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="232" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="232" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="276" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="284" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="228" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="268" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="211" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="339"><net_src comp="207" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="173" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="203" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="335" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="203" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="164" pin="4"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="203" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="184" pin="6"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="345" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="357" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="351" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="6" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="389" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="389" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="80" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="389" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="389" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="389" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="94" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="389" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="96" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="98" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="389" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="100" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="102" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="480"><net_src comp="104" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="481"><net_src comp="106" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="458" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="483"><net_src comp="448" pin="4"/><net_sink comp="468" pin=3"/></net>

<net id="484"><net_src comp="438" pin="4"/><net_sink comp="468" pin=4"/></net>

<net id="485"><net_src comp="428" pin="4"/><net_sink comp="468" pin=5"/></net>

<net id="486"><net_src comp="418" pin="4"/><net_sink comp="468" pin=6"/></net>

<net id="487"><net_src comp="408" pin="4"/><net_sink comp="468" pin=7"/></net>

<net id="488"><net_src comp="398" pin="4"/><net_sink comp="468" pin=8"/></net>

<net id="489"><net_src comp="393" pin="1"/><net_sink comp="468" pin=9"/></net>

<net id="490"><net_src comp="468" pin="10"/><net_sink comp="147" pin=2"/></net>

<net id="494"><net_src comp="112" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="195" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="503"><net_src comp="199" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="508"><net_src comp="203" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="516"><net_src comp="335" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="341" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="365" pin="2"/><net_sink comp="521" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_udp2ibFifo_V_data | {}
	Port: rx_udp2ibFifo_V_keep | {}
	Port: rx_udp2ibFifo_V_last | {}
	Port: bth_ready | {1 }
	Port: bth_idx | {1 }
	Port: bth_header_V | {1 }
	Port: metaWritten | {1 }
	Port: rx_ibh2shiftFifo_V_d | {2 }
	Port: rx_ibh2shiftFifo_V_k | {2 }
	Port: rx_ibh2shiftFifo_V_l | {2 }
	Port: rx_ibh2fsm_MetaFifo_s_9 | {2 }
	Port: rx_ibh2exh_MetaFifo_s_10 | {2 }
 - Input state : 
	Port: rx_process_ibh<512> : rx_udp2ibFifo_V_data | {1 }
	Port: rx_process_ibh<512> : rx_udp2ibFifo_V_keep | {1 }
	Port: rx_process_ibh<512> : rx_udp2ibFifo_V_last | {1 }
	Port: rx_process_ibh<512> : bth_ready | {1 }
	Port: rx_process_ibh<512> : bth_idx | {1 }
	Port: rx_process_ibh<512> : bth_header_V | {1 2 }
	Port: rx_process_ibh<512> : metaWritten | {1 }
	Port: rx_process_ibh<512> : rx_ibh2shiftFifo_V_d | {}
	Port: rx_process_ibh<512> : rx_ibh2shiftFifo_V_k | {}
	Port: rx_process_ibh<512> : rx_ibh2shiftFifo_V_l | {}
	Port: rx_process_ibh<512> : rx_ibh2fsm_MetaFifo_s_9 | {}
	Port: rx_process_ibh<512> : rx_ibh2exh_MetaFifo_s_10 | {}
  - Chain level:
	State 1
		br_ln57 : 1
		Lo_assign : 1
		tmp_V : 1
		icmp_ln414 : 2
		trunc_ln414 : 1
		st3 : 2
		select_ln414 : 3
		tmp_16 : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 6
		store_ln62 : 6
		add_ln69 : 1
		phi_ln75 : 2
		write_flag_1_i_i : 2
		or_ln75 : 3
		br_ln78 : 3
		br_ln81 : 1
		metaWritten_flag_1_i : 4
		xor_ln90 : 1
		and_ln90 : 3
		select_ln90 : 3
		or_ln90 : 5
		br_ln90 : 5
		store_ln87 : 1
		store_ln76 : 4
		store_ln76 : 3
	State 2
		tmp_17 : 1
		tmp_partition_key_V : 1
		p_Result_126_i_i_i : 1
		p_Result_126_1_i_i : 1
		p_Result_126_2_i_i : 1
		p_Result_126_i_i : 1
		p_Result_126_1_i_i_1 : 1
		p_Result_126_2_i_i_1 : 1
		tmp_11 : 2
		write_ln84 : 3
		write_ln86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |     select_ln414_fu_250     |    0    |    91   |
|          |    select_ln414_1_fu_268    |    0    |    91   |
|  select  |    select_ln414_2_fu_276    |    0    |    91   |
|          |    select_ln414_3_fu_284    |    0    |    91   |
|          |      select_ln90_fu_357     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |       and_ln414_fu_292      |    0    |    96   |
|    and   |      and_ln414_1_fu_304     |    0    |    96   |
|          |      and_ln414_2_fu_310     |    0    |    96   |
|          |       and_ln90_fu_351       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_316      |    0    |    96   |
|    or    |        or_ln75_fu_335       |    0    |    2    |
|          |        or_ln90_fu_365       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln414_fu_298      |    0    |    96   |
|          |       xor_ln90_fu_345       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln69_fu_328       |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln414_fu_232      |    0    |    20   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_112    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |      empty_read_fu_124      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln80_write_fu_134   |    0    |    0    |
|   write  |   write_ln84_write_fu_147   |    0    |    0    |
|          |   write_ln86_write_fu_154   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_data_V_fu_195      |    0    |    0    |
|extractvalue|      tmp_keep_V_fu_199      |    0    |    0    |
|          |      tmp_last_V_fu_203      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       Lo_assign_fu_216      |    0    |    0    |
|bitconcatenate|          st3_fu_242         |    0    |    0    |
|          |        tmp_11_fu_468        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_224        |    0    |    0    |
|   trunc  |      trunc_ln414_fu_238     |    0    |    0    |
|          |        tmp_17_fu_393        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_16_fu_258        |    0    |    0    |
|          |  tmp_partition_key_V_fu_398 |    0    |    0    |
|          |  p_Result_126_i_i_i_fu_408  |    0    |    0    |
|partselect|  p_Result_126_1_i_i_fu_418  |    0    |    0    |
|          |  p_Result_126_2_i_i_fu_428  |    0    |    0    |
|          |   p_Result_126_i_i_fu_438   |    0    |    0    |
|          | p_Result_126_1_i_i_1_fu_448 |    0    |    0    |
|          | p_Result_126_2_i_i_1_fu_458 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   911   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|metaWritten_flag_1_i_reg_181|    1   |
|  metaWritten_load_reg_517  |    1   |
|       or_ln75_reg_513      |    1   |
|       or_ln90_reg_521      |    1   |
|      phi_ln75_reg_161      |   16   |
|     tmp_data_V_reg_495     |   512  |
|     tmp_keep_V_reg_500     |   64   |
|     tmp_last_V_reg_505     |    1   |
|         tmp_reg_491        |    1   |
|  write_flag_1_i_i_reg_170  |    1   |
+----------------------------+--------+
|            Total           |   599  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   911  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   599  |    -   |
+-----------+--------+--------+
|   Total   |   599  |   911  |
+-----------+--------+--------+
