# FP_Division
SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package. It is non-synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.


