`timescale 1ns / 1ps

module tb_LAB25;

// Inputs
reg clk;
reg rst_n;

// Outputs
wire [3:0] led;

// Instantiate the Unit Under Test (UUT)
LAB25 uut (
    .clk(clk), 
    .rst_n(rst_n), 
    .led(led)
);

initial begin
    // Initialize Inputs
    clk = 0;
    rst_n = 0; // Start with reset active
end

// Generate a clock with a period of 20 ns (50 MHz)
always #10 clk = ~clk;

// Test sequence
initial begin
    // Wait for global reset
    #100;
    rst_n = 1; // Release reset
    #50000; // Wait for the first LED to light up
    
    // Check LED sequence for 2 seconds
    repeat (4) begin
        #250000; // Wait for the LED to change
    end
    
    // Assert reset again to test the reset functionality
    rst_n = 0;
    #20;
    rst_n = 1;
    #250000; // Wait for the LED to change after reset
    
    // End simulation
    $finish;
end

endmodule
