#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Oct 20 02:56:55 2012
# Process ID: 8248
# Log file: D:/VHDL/ram1/planAhead_run_2/planAhead.log
# Journal file: D:/VHDL/ram1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/VHDL/ram1/pa.fromNetlist.tcl
startgroup
set_property package_pin M15 [get_ports en]
endgroup
startgroup
set_property package_pin U11 [get_ports rbt]
endgroup
set_property iostandard LVCMOS25 [get_ports [list rst]]
undo
undo
set_property is_loc_fixed false [get_ports [list  rst]]
save_design
