
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d8 <.init>:
  4015d8:	stp	x29, x30, [sp, #-16]!
  4015dc:	mov	x29, sp
  4015e0:	bl	401a40 <ferror@plt+0x60>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret

Disassembly of section .plt:

00000000004015f0 <mbrtowc@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 419000 <ferror@plt+0x17620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <mbrtowc@plt>:
  401610:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <exit@plt>:
  401670:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <error@plt>:
  401680:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <ferror_unlocked@plt>:
  401690:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <__cxa_atexit@plt>:
  4016a0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <setvbuf@plt>:
  4016b0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <lseek@plt>:
  4016c0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__fpending@plt>:
  4016d0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <__ctype_tolower_loc@plt>:
  4016e0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <fileno@plt>:
  4016f0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <putc_unlocked@plt>:
  401700:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <__memcpy_chk@plt>:
  401710:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <fclose@plt>:
  401720:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <nl_langinfo@plt>:
  401730:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <fopen@plt>:
  401740:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <malloc@plt>:
  401750:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <strncmp@plt>:
  401760:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <bindtextdomain@plt>:
  401770:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <__printf_chk@plt>:
  401790:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <memset@plt>:
  4017a0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <fdopen@plt>:
  4017b0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <putchar_unlocked@plt>:
  4017c0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <calloc@plt>:
  4017d0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <bcmp@plt>:
  4017e0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <realloc@plt>:
  4017f0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <close@plt>:
  401800:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <strrchr@plt>:
  401810:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <__gmon_start__@plt>:
  401820:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <strtoumax@plt>:
  401830:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <abort@plt>:
  401840:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <posix_fadvise@plt>:
  401850:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <mbsinit@plt>:
  401860:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <feof@plt>:
  401870:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <textdomain@plt>:
  401880:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <getopt_long@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <__fprintf_chk@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strcmp@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <__ctype_b_loc@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <fseeko@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <fread@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <getline@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <free@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <__ctype_get_mb_cur_max@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <strchr@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <feof_unlocked@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <fcntl@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <dcngettext@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <fflush@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <dcgettext@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <fputs_unlocked@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <__freading@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x18620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <iswprint@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <__assert_fail@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <__errno_location@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	mov	x29, #0x0                   	// #0
  4019f4:	mov	x30, #0x0                   	// #0
  4019f8:	mov	x5, x0
  4019fc:	ldr	x1, [sp]
  401a00:	add	x2, sp, #0x8
  401a04:	mov	x6, sp
  401a08:	movz	x0, #0x0, lsl #48
  401a0c:	movk	x0, #0x0, lsl #32
  401a10:	movk	x0, #0x40, lsl #16
  401a14:	movk	x0, #0x1dfc
  401a18:	movz	x3, #0x0, lsl #48
  401a1c:	movk	x3, #0x0, lsl #32
  401a20:	movk	x3, #0x40, lsl #16
  401a24:	movk	x3, #0x84e8
  401a28:	movz	x4, #0x0, lsl #48
  401a2c:	movk	x4, #0x0, lsl #32
  401a30:	movk	x4, #0x40, lsl #16
  401a34:	movk	x4, #0x8568
  401a38:	bl	401780 <__libc_start_main@plt>
  401a3c:	bl	401840 <abort@plt>
  401a40:	adrp	x0, 419000 <ferror@plt+0x17620>
  401a44:	ldr	x0, [x0, #4064]
  401a48:	cbz	x0, 401a50 <ferror@plt+0x70>
  401a4c:	b	401820 <__gmon_start__@plt>
  401a50:	ret
  401a54:	nop
  401a58:	adrp	x0, 41a000 <ferror@plt+0x18620>
  401a5c:	add	x0, x0, #0x278
  401a60:	adrp	x1, 41a000 <ferror@plt+0x18620>
  401a64:	add	x1, x1, #0x278
  401a68:	cmp	x1, x0
  401a6c:	b.eq	401a84 <ferror@plt+0xa4>  // b.none
  401a70:	adrp	x1, 408000 <ferror@plt+0x6620>
  401a74:	ldr	x1, [x1, #1432]
  401a78:	cbz	x1, 401a84 <ferror@plt+0xa4>
  401a7c:	mov	x16, x1
  401a80:	br	x16
  401a84:	ret
  401a88:	adrp	x0, 41a000 <ferror@plt+0x18620>
  401a8c:	add	x0, x0, #0x278
  401a90:	adrp	x1, 41a000 <ferror@plt+0x18620>
  401a94:	add	x1, x1, #0x278
  401a98:	sub	x1, x1, x0
  401a9c:	lsr	x2, x1, #63
  401aa0:	add	x1, x2, x1, asr #3
  401aa4:	cmp	xzr, x1, asr #1
  401aa8:	asr	x1, x1, #1
  401aac:	b.eq	401ac4 <ferror@plt+0xe4>  // b.none
  401ab0:	adrp	x2, 408000 <ferror@plt+0x6620>
  401ab4:	ldr	x2, [x2, #1440]
  401ab8:	cbz	x2, 401ac4 <ferror@plt+0xe4>
  401abc:	mov	x16, x2
  401ac0:	br	x16
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-32]!
  401acc:	mov	x29, sp
  401ad0:	str	x19, [sp, #16]
  401ad4:	adrp	x19, 41a000 <ferror@plt+0x18620>
  401ad8:	ldrb	w0, [x19, #688]
  401adc:	cbnz	w0, 401aec <ferror@plt+0x10c>
  401ae0:	bl	401a58 <ferror@plt+0x78>
  401ae4:	mov	w0, #0x1                   	// #1
  401ae8:	strb	w0, [x19, #688]
  401aec:	ldr	x19, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	b	401a88 <ferror@plt+0xa8>
  401afc:	sub	sp, sp, #0xa0
  401b00:	stp	x20, x19, [sp, #144]
  401b04:	mov	w19, w0
  401b08:	stp	x29, x30, [sp, #112]
  401b0c:	stp	x22, x21, [sp, #128]
  401b10:	add	x29, sp, #0x70
  401b14:	cbnz	w0, 401dc0 <ferror@plt+0x3e0>
  401b18:	adrp	x1, 408000 <ferror@plt+0x6620>
  401b1c:	add	x1, x1, #0x827
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, xzr
  401b28:	bl	401970 <dcgettext@plt>
  401b2c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401b30:	ldr	x2, [x8, #752]
  401b34:	adrp	x20, 408000 <ferror@plt+0x6620>
  401b38:	add	x20, x20, #0x86e
  401b3c:	mov	x1, x0
  401b40:	mov	w0, #0x1                   	// #1
  401b44:	mov	w4, #0x200                 	// #512
  401b48:	mov	x3, x20
  401b4c:	bl	401790 <__printf_chk@plt>
  401b50:	adrp	x1, 409000 <ferror@plt+0x7620>
  401b54:	add	x1, x1, #0x9f
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401970 <dcgettext@plt>
  401b64:	adrp	x22, 41a000 <ferror@plt+0x18620>
  401b68:	ldr	x1, [x22, #664]
  401b6c:	bl	401980 <fputs_unlocked@plt>
  401b70:	adrp	x1, 408000 <ferror@plt+0x6620>
  401b74:	add	x1, x1, #0x875
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401970 <dcgettext@plt>
  401b84:	ldr	x1, [x22, #664]
  401b88:	bl	401980 <fputs_unlocked@plt>
  401b8c:	adrp	x1, 408000 <ferror@plt+0x6620>
  401b90:	add	x1, x1, #0x8a2
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	mov	x0, xzr
  401b9c:	bl	401970 <dcgettext@plt>
  401ba0:	mov	x1, x0
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	mov	x2, x20
  401bac:	bl	401790 <__printf_chk@plt>
  401bb0:	adrp	x1, 408000 <ferror@plt+0x6620>
  401bb4:	add	x1, x1, #0x8e5
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401970 <dcgettext@plt>
  401bc4:	ldr	x1, [x22, #664]
  401bc8:	bl	401980 <fputs_unlocked@plt>
  401bcc:	adrp	x1, 408000 <ferror@plt+0x6620>
  401bd0:	add	x1, x1, #0x97c
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401970 <dcgettext@plt>
  401be0:	ldr	x1, [x22, #664]
  401be4:	bl	401980 <fputs_unlocked@plt>
  401be8:	adrp	x1, 408000 <ferror@plt+0x6620>
  401bec:	add	x1, x1, #0x9b0
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401970 <dcgettext@plt>
  401bfc:	ldr	x1, [x22, #664]
  401c00:	bl	401980 <fputs_unlocked@plt>
  401c04:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c08:	add	x1, x1, #0x9e4
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	bl	401970 <dcgettext@plt>
  401c18:	ldr	x1, [x22, #664]
  401c1c:	bl	401980 <fputs_unlocked@plt>
  401c20:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c24:	add	x1, x1, #0xa5e
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, xzr
  401c30:	bl	401970 <dcgettext@plt>
  401c34:	ldr	x1, [x22, #664]
  401c38:	bl	401980 <fputs_unlocked@plt>
  401c3c:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c40:	add	x1, x1, #0xc11
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401970 <dcgettext@plt>
  401c50:	ldr	x1, [x22, #664]
  401c54:	bl	401980 <fputs_unlocked@plt>
  401c58:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c5c:	add	x1, x1, #0xc3e
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	mov	x0, xzr
  401c68:	bl	401970 <dcgettext@plt>
  401c6c:	ldr	x1, [x22, #664]
  401c70:	bl	401980 <fputs_unlocked@plt>
  401c74:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c78:	add	x1, x1, #0xc74
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	mov	x0, xzr
  401c84:	bl	401970 <dcgettext@plt>
  401c88:	adrp	x2, 408000 <ferror@plt+0x6620>
  401c8c:	mov	x1, x0
  401c90:	add	x2, x2, #0xd9d
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	bl	401790 <__printf_chk@plt>
  401c9c:	adrp	x1, 408000 <ferror@plt+0x6620>
  401ca0:	add	x1, x1, #0x790
  401ca4:	mov	x0, sp
  401ca8:	mov	w2, #0x70                  	// #112
  401cac:	mov	x21, sp
  401cb0:	bl	401620 <memcpy@plt>
  401cb4:	adrp	x1, 409000 <ferror@plt+0x7620>
  401cb8:	adrp	x20, 408000 <ferror@plt+0x6620>
  401cbc:	add	x1, x1, #0xd7
  401cc0:	add	x20, x20, #0xda6
  401cc4:	mov	x0, x20
  401cc8:	bl	4018b0 <strcmp@plt>
  401ccc:	cbz	w0, 401cd8 <ferror@plt+0x2f8>
  401cd0:	ldr	x1, [x21, #16]!
  401cd4:	cbnz	x1, 401cc4 <ferror@plt+0x2e4>
  401cd8:	ldr	x8, [x21, #8]
  401cdc:	adrp	x1, 409000 <ferror@plt+0x7620>
  401ce0:	add	x1, x1, #0x136
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	cmp	x8, #0x0
  401cec:	mov	x0, xzr
  401cf0:	csel	x21, x20, x8, eq  // eq = none
  401cf4:	bl	401970 <dcgettext@plt>
  401cf8:	adrp	x2, 408000 <ferror@plt+0x6620>
  401cfc:	adrp	x3, 409000 <ferror@plt+0x7620>
  401d00:	mov	x1, x0
  401d04:	add	x2, x2, #0xe06
  401d08:	add	x3, x3, #0x14d
  401d0c:	mov	w0, #0x1                   	// #1
  401d10:	bl	401790 <__printf_chk@plt>
  401d14:	mov	w0, #0x5                   	// #5
  401d18:	mov	x1, xzr
  401d1c:	bl	4019d0 <setlocale@plt>
  401d20:	cbz	x0, 401d54 <ferror@plt+0x374>
  401d24:	adrp	x1, 409000 <ferror@plt+0x7620>
  401d28:	add	x1, x1, #0x175
  401d2c:	mov	w2, #0x3                   	// #3
  401d30:	bl	401760 <strncmp@plt>
  401d34:	cbz	w0, 401d54 <ferror@plt+0x374>
  401d38:	adrp	x1, 409000 <ferror@plt+0x7620>
  401d3c:	add	x1, x1, #0x179
  401d40:	mov	w2, #0x5                   	// #5
  401d44:	mov	x0, xzr
  401d48:	bl	401970 <dcgettext@plt>
  401d4c:	ldr	x1, [x22, #664]
  401d50:	bl	401980 <fputs_unlocked@plt>
  401d54:	adrp	x1, 409000 <ferror@plt+0x7620>
  401d58:	add	x1, x1, #0x1c0
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	bl	401970 <dcgettext@plt>
  401d68:	adrp	x2, 409000 <ferror@plt+0x7620>
  401d6c:	mov	x1, x0
  401d70:	add	x2, x2, #0x14d
  401d74:	mov	w0, #0x1                   	// #1
  401d78:	mov	x3, x20
  401d7c:	bl	401790 <__printf_chk@plt>
  401d80:	adrp	x1, 409000 <ferror@plt+0x7620>
  401d84:	add	x1, x1, #0x1db
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401970 <dcgettext@plt>
  401d94:	adrp	x8, 409000 <ferror@plt+0x7620>
  401d98:	adrp	x9, 409000 <ferror@plt+0x7620>
  401d9c:	add	x8, x8, #0x7ad
  401da0:	add	x9, x9, #0xf3
  401da4:	cmp	x21, x20
  401da8:	mov	x1, x0
  401dac:	csel	x3, x9, x8, eq  // eq = none
  401db0:	mov	w0, #0x1                   	// #1
  401db4:	mov	x2, x21
  401db8:	bl	401790 <__printf_chk@plt>
  401dbc:	b	401df4 <ferror@plt+0x414>
  401dc0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401dc4:	ldr	x20, [x8, #640]
  401dc8:	adrp	x1, 408000 <ferror@plt+0x6620>
  401dcc:	add	x1, x1, #0x800
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	mov	x0, xzr
  401dd8:	bl	401970 <dcgettext@plt>
  401ddc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401de0:	ldr	x3, [x8, #752]
  401de4:	mov	x2, x0
  401de8:	mov	w1, #0x1                   	// #1
  401dec:	mov	x0, x20
  401df0:	bl	4018a0 <__fprintf_chk@plt>
  401df4:	mov	w0, w19
  401df8:	bl	401670 <exit@plt>
  401dfc:	sub	sp, sp, #0x190
  401e00:	stp	x29, x30, [sp, #304]
  401e04:	stp	x28, x27, [sp, #320]
  401e08:	stp	x26, x25, [sp, #336]
  401e0c:	stp	x24, x23, [sp, #352]
  401e10:	stp	x22, x21, [sp, #368]
  401e14:	stp	x20, x19, [sp, #384]
  401e18:	mov	w20, w0
  401e1c:	ldr	x0, [x1]
  401e20:	add	x8, sp, #0x80
  401e24:	add	x8, x8, #0x7
  401e28:	and	x9, x8, #0x7
  401e2c:	and	x8, x8, #0xfffffffffffffff8
  401e30:	add	x29, sp, #0x130
  401e34:	mov	x19, x1
  401e38:	str	x9, [sp, #120]
  401e3c:	str	x8, [sp, #80]
  401e40:	bl	405880 <ferror@plt+0x3ea0>
  401e44:	adrp	x21, 409000 <ferror@plt+0x7620>
  401e48:	add	x21, x21, #0x7ad
  401e4c:	mov	w0, #0x6                   	// #6
  401e50:	mov	x1, x21
  401e54:	bl	4019d0 <setlocale@plt>
  401e58:	adrp	x22, 408000 <ferror@plt+0x6620>
  401e5c:	add	x22, x22, #0xe0a
  401e60:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e64:	add	x1, x1, #0xdac
  401e68:	mov	x0, x22
  401e6c:	bl	401770 <bindtextdomain@plt>
  401e70:	mov	x0, x22
  401e74:	bl	401880 <textdomain@plt>
  401e78:	adrp	x0, 405000 <ferror@plt+0x3620>
  401e7c:	add	x0, x0, #0x6c8
  401e80:	bl	408570 <ferror@plt+0x6b90>
  401e84:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401e88:	ldr	x0, [x8, #664]
  401e8c:	mov	w2, #0x1                   	// #1
  401e90:	mov	x1, xzr
  401e94:	mov	x3, xzr
  401e98:	mov	w28, #0x1                   	// #1
  401e9c:	bl	4016b0 <setvbuf@plt>
  401ea0:	adrp	x22, 408000 <ferror@plt+0x6620>
  401ea4:	adrp	x23, 408000 <ferror@plt+0x6620>
  401ea8:	adrp	x25, 408000 <ferror@plt+0x6620>
  401eac:	mov	w8, #0xffffffff            	// #-1
  401eb0:	add	x22, x22, #0xdbe
  401eb4:	add	x23, x23, #0x5b0
  401eb8:	adrp	x26, 41a000 <ferror@plt+0x18620>
  401ebc:	add	x25, x25, #0x5a8
  401ec0:	mov	x24, x21
  401ec4:	stp	wzr, wzr, [sp, #92]
  401ec8:	mov	w0, w20
  401ecc:	mov	x1, x19
  401ed0:	mov	x2, x22
  401ed4:	mov	x3, x23
  401ed8:	mov	x4, xzr
  401edc:	mov	w27, w8
  401ee0:	bl	401890 <getopt_long@plt>
  401ee4:	cmp	w0, #0x76
  401ee8:	b.gt	401f54 <ferror@plt+0x574>
  401eec:	cmp	w0, #0x62
  401ef0:	b.le	401f80 <ferror@plt+0x5a0>
  401ef4:	cmp	w0, #0x63
  401ef8:	b.eq	401fac <ferror@plt+0x5cc>  // b.none
  401efc:	cmp	w0, #0x6c
  401f00:	b.ne	401fbc <ferror@plt+0x5dc>  // b.any
  401f04:	ldr	x24, [x26, #648]
  401f08:	adrp	x1, 408000 <ferror@plt+0x6620>
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	mov	x0, xzr
  401f14:	add	x1, x1, #0xdc6
  401f18:	bl	401970 <dcgettext@plt>
  401f1c:	mov	x4, x0
  401f20:	mov	x2, #0xffffffffffffffff    	// #-1
  401f24:	mov	x0, x24
  401f28:	mov	x1, xzr
  401f2c:	mov	x3, x21
  401f30:	mov	w5, wzr
  401f34:	bl	407744 <ferror@plt+0x5d64>
  401f38:	ldr	x24, [x26, #648]
  401f3c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401f40:	tst	x0, #0x7
  401f44:	str	x0, [x8, #696]
  401f48:	mov	w8, w27
  401f4c:	b.eq	401ec8 <ferror@plt+0x4e8>  // b.none
  401f50:	b	402dd8 <ferror@plt+0x13f8>
  401f54:	sub	w8, w0, #0x100
  401f58:	cmp	w8, #0x4
  401f5c:	b.hi	401f90 <ferror@plt+0x5b0>  // b.pmore
  401f60:	adr	x9, 401f70 <ferror@plt+0x590>
  401f64:	ldrb	w10, [x25, x8]
  401f68:	add	x9, x9, x10, lsl #2
  401f6c:	br	x9
  401f70:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401f74:	strb	w28, [x8, #707]
  401f78:	mov	w8, w27
  401f7c:	b	401ec8 <ferror@plt+0x4e8>
  401f80:	cmp	w0, #0x61
  401f84:	mov	w8, #0x1                   	// #1
  401f88:	b.le	402044 <ferror@plt+0x664>
  401f8c:	b	401ec8 <ferror@plt+0x4e8>
  401f90:	cmp	w0, #0x77
  401f94:	b.ne	401fcc <ferror@plt+0x5ec>  // b.any
  401f98:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401f9c:	strb	wzr, [x8, #704]
  401fa0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401fa4:	strb	w28, [x8, #705]
  401fa8:	b	402034 <ferror@plt+0x654>
  401fac:	mov	w8, #0x1                   	// #1
  401fb0:	str	w8, [sp, #92]
  401fb4:	mov	w8, w27
  401fb8:	b	401ec8 <ferror@plt+0x4e8>
  401fbc:	cmp	w0, #0x74
  401fc0:	b.ne	402f34 <ferror@plt+0x1554>  // b.any
  401fc4:	mov	w8, wzr
  401fc8:	b	401ec8 <ferror@plt+0x4e8>
  401fcc:	cmp	w0, #0x7a
  401fd0:	b.ne	402f34 <ferror@plt+0x1554>  // b.any
  401fd4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401fd8:	strb	w28, [x8, #709]
  401fdc:	mov	w8, w27
  401fe0:	b	401ec8 <ferror@plt+0x4e8>
  401fe4:	mov	w9, #0x1                   	// #1
  401fe8:	mov	w8, #0x1                   	// #1
  401fec:	str	w9, [sp, #96]
  401ff0:	b	401ec8 <ferror@plt+0x4e8>
  401ff4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  401ff8:	strb	wzr, [x8, #704]
  401ffc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402000:	strb	wzr, [x8, #705]
  402004:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402008:	strb	w28, [x8, #706]
  40200c:	mov	w8, w27
  402010:	b	401ec8 <ferror@plt+0x4e8>
  402014:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402018:	strb	w28, [x8, #708]
  40201c:	mov	w8, w27
  402020:	b	401ec8 <ferror@plt+0x4e8>
  402024:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402028:	strb	w28, [x8, #704]
  40202c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402030:	strb	wzr, [x8, #705]
  402034:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402038:	strb	wzr, [x8, #706]
  40203c:	mov	w8, w27
  402040:	b	401ec8 <ferror@plt+0x4e8>
  402044:	cmn	w0, #0x1
  402048:	b.ne	402d80 <ferror@plt+0x13a0>  // b.any
  40204c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402050:	ldr	x8, [x8, #696]
  402054:	ldr	w22, [sp, #92]
  402058:	adrp	x10, 41a000 <ferror@plt+0x18620>
  40205c:	mov	w9, #0x1                   	// #1
  402060:	cmp	x8, #0x201
  402064:	strb	w9, [x10, #712]
  402068:	b.cs	402e30 <ferror@plt+0x1450>  // b.hs, b.nlast
  40206c:	cmp	x8, #0x0
  402070:	cset	w9, ne  // ne = any
  402074:	orr	w9, w22, w9
  402078:	tbnz	w9, #0, 402088 <ferror@plt+0x6a8>
  40207c:	mov	w8, #0x200                 	// #512
  402080:	adrp	x9, 41a000 <ferror@plt+0x18620>
  402084:	str	x8, [x9, #696]
  402088:	lsr	x8, x8, #2
  40208c:	adrp	x23, 41a000 <ferror@plt+0x18620>
  402090:	str	x8, [x23, #720]
  402094:	ldr	w8, [sp, #96]
  402098:	eor	w9, w8, #0x1
  40209c:	cbnz	w27, 4020a4 <ferror@plt+0x6c4>
  4020a0:	tbz	w9, #0, 402eb0 <ferror@plt+0x14d0>
  4020a4:	eor	w8, w22, #0x1
  4020a8:	tbnz	w8, #0, 4020b8 <ferror@plt+0x6d8>
  4020ac:	adrp	x10, 41a000 <ferror@plt+0x18620>
  4020b0:	ldrb	w10, [x10, #709]
  4020b4:	cbnz	w10, 402ebc <ferror@plt+0x14dc>
  4020b8:	orr	w9, w9, w8
  4020bc:	tbz	w9, #0, 402ec8 <ferror@plt+0x14e8>
  4020c0:	cmp	w27, #0x0
  4020c4:	cset	w9, lt  // lt = tstop
  4020c8:	orr	w9, w9, w8
  4020cc:	tbz	w9, #0, 402ed4 <ferror@plt+0x14f4>
  4020d0:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4020d4:	ldrb	w9, [x9, #707]
  4020d8:	orn	w9, w22, w9
  4020dc:	tbz	w9, #0, 402ee0 <ferror@plt+0x1500>
  4020e0:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4020e4:	ldrb	w9, [x9, #704]
  4020e8:	orn	w9, w22, w9
  4020ec:	tbz	w9, #0, 402eec <ferror@plt+0x150c>
  4020f0:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4020f4:	ldrb	w9, [x9, #705]
  4020f8:	orn	w9, w22, w9
  4020fc:	tbz	w9, #0, 402ef8 <ferror@plt+0x1518>
  402100:	adrp	x9, 41a000 <ferror@plt+0x18620>
  402104:	ldrb	w9, [x9, #706]
  402108:	orn	w9, w22, w9
  40210c:	tbz	w9, #0, 402f04 <ferror@plt+0x1524>
  402110:	adrp	x9, 41a000 <ferror@plt+0x18620>
  402114:	ldrb	w9, [x9, #708]
  402118:	and	w8, w9, w8
  40211c:	tbnz	w8, #0, 402f10 <ferror@plt+0x1530>
  402120:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402124:	ldrsw	x8, [x8, #656]
  402128:	add	x24, x19, w20, sxtw #3
  40212c:	cmp	w8, w20
  402130:	b.ne	402140 <ferror@plt+0x760>  // b.any
  402134:	adrp	x9, 409000 <ferror@plt+0x7620>
  402138:	add	x9, x9, #0x54c
  40213c:	str	x9, [x24], #8
  402140:	add	x20, x19, x8, lsl #3
  402144:	cmp	x20, x24
  402148:	mov	w25, #0x1                   	// #1
  40214c:	b.cs	402cfc <ferror@plt+0x131c>  // b.hs, b.nlast
  402150:	cmp	w27, #0x1
  402154:	mov	w8, #0x2a                  	// #42
  402158:	mov	w9, #0x20                  	// #32
  40215c:	csel	w8, w9, w8, lt  // lt = tstop
  402160:	ldr	x9, [sp, #120]
  402164:	sub	x10, x29, #0x58
  402168:	add	x11, sp, #0x80
  40216c:	str	w8, [sp, #28]
  402170:	add	x8, x10, #0x7
  402174:	sub	x9, x11, x9
  402178:	and	x11, x8, #0x7
  40217c:	sub	x10, x10, x11
  402180:	and	x8, x8, #0xfffffffffffffff8
  402184:	adrp	x28, 409000 <ferror@plt+0x7620>
  402188:	str	x8, [sp, #8]
  40218c:	add	x26, x9, #0x7
  402190:	add	x8, x10, #0x7
  402194:	add	x28, x28, #0x8b
  402198:	mov	w25, #0x1                   	// #1
  40219c:	str	x8, [sp, #16]
  4021a0:	stp	x26, x24, [sp, #32]
  4021a4:	ldr	x21, [x20]
  4021a8:	mov	w19, #0x1                   	// #1
  4021ac:	tbz	w22, #0, 4021ec <ferror@plt+0x80c>
  4021b0:	adrp	x1, 409000 <ferror@plt+0x7620>
  4021b4:	mov	x0, x21
  4021b8:	add	x1, x1, #0x54c
  4021bc:	bl	4018b0 <strcmp@plt>
  4021c0:	str	w0, [sp, #100]
  4021c4:	cbz	w0, 4022c0 <ferror@plt+0x8e0>
  4021c8:	adrp	x1, 409000 <ferror@plt+0x7620>
  4021cc:	mov	x0, x21
  4021d0:	add	x1, x1, #0x2dc
  4021d4:	bl	4057d4 <ferror@plt+0x3df4>
  4021d8:	cbz	x0, 402af8 <ferror@plt+0x1118>
  4021dc:	mov	x19, x0
  4021e0:	str	x20, [sp, #104]
  4021e4:	str	w25, [sp, #116]
  4021e8:	b	4022f0 <ferror@plt+0x910>
  4021ec:	ldr	x1, [sp, #80]
  4021f0:	sub	x2, x29, #0x58
  4021f4:	mov	x0, x21
  4021f8:	bl	402f68 <ferror@plt+0x1588>
  4021fc:	tbz	w0, #0, 4022b8 <ferror@plt+0x8d8>
  402200:	mov	w1, #0x5c                  	// #92
  402204:	mov	x0, x21
  402208:	bl	401920 <strchr@plt>
  40220c:	cbnz	x0, 402220 <ferror@plt+0x840>
  402210:	mov	w1, #0xa                   	// #10
  402214:	mov	x0, x21
  402218:	bl	401920 <strchr@plt>
  40221c:	cbz	x0, 402cf4 <ferror@plt+0x1314>
  402220:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402224:	ldrb	w8, [x8, #709]
  402228:	eor	w19, w8, #0x1
  40222c:	ldr	w8, [sp, #96]
  402230:	tbz	w8, #0, 402a78 <ferror@plt+0x1098>
  402234:	tbz	w19, #0, 402240 <ferror@plt+0x860>
  402238:	mov	w0, #0x5c                  	// #92
  40223c:	bl	4017c0 <putchar_unlocked@plt>
  402240:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402244:	ldr	w8, [x8, #716]
  402248:	adrp	x9, 408000 <ferror@plt+0x6620>
  40224c:	add	x9, x9, #0x780
  402250:	mov	x27, x21
  402254:	ldr	x0, [x9, x8, lsl #3]
  402258:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40225c:	ldr	x1, [x8, #664]
  402260:	bl	401980 <fputs_unlocked@plt>
  402264:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402268:	ldr	x2, [x8, #696]
  40226c:	cmp	x2, #0x1ff
  402270:	b.hi	402284 <ferror@plt+0x8a4>  // b.pmore
  402274:	adrp	x1, 409000 <ferror@plt+0x7620>
  402278:	mov	w0, #0x1                   	// #1
  40227c:	add	x1, x1, #0x7e
  402280:	bl	401790 <__printf_chk@plt>
  402284:	adrp	x21, 41a000 <ferror@plt+0x18620>
  402288:	ldr	x1, [x21, #664]
  40228c:	adrp	x0, 409000 <ferror@plt+0x7620>
  402290:	add	x0, x0, #0x83
  402294:	bl	401980 <fputs_unlocked@plt>
  402298:	and	w1, w19, #0x1
  40229c:	mov	x0, x27
  4022a0:	bl	4030cc <ferror@plt+0x16ec>
  4022a4:	ldr	x1, [x21, #664]
  4022a8:	adrp	x0, 409000 <ferror@plt+0x7620>
  4022ac:	add	x0, x0, #0x86
  4022b0:	bl	401980 <fputs_unlocked@plt>
  4022b4:	b	402a88 <ferror@plt+0x10a8>
  4022b8:	mov	w25, wzr
  4022bc:	b	402ce4 <ferror@plt+0x1304>
  4022c0:	adrp	x1, 409000 <ferror@plt+0x7620>
  4022c4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	mov	x0, xzr
  4022d0:	add	x1, x1, #0x90
  4022d4:	str	x20, [sp, #104]
  4022d8:	str	w25, [sp, #116]
  4022dc:	strb	w19, [x8, #728]
  4022e0:	bl	401970 <dcgettext@plt>
  4022e4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4022e8:	ldr	x19, [x8, #672]
  4022ec:	mov	x21, x0
  4022f0:	mov	x26, xzr
  4022f4:	mov	x20, xzr
  4022f8:	mov	x22, xzr
  4022fc:	str	wzr, [sp, #52]
  402300:	str	wzr, [sp, #68]
  402304:	str	xzr, [sp, #56]
  402308:	str	xzr, [sp, #72]
  40230c:	stp	xzr, xzr, [x29, #-104]
  402310:	adds	x26, x26, #0x1
  402314:	b.cs	402d44 <ferror@plt+0x1364>  // b.hs, b.nlast
  402318:	sub	x0, x29, #0x60
  40231c:	sub	x1, x29, #0x68
  402320:	mov	x2, x19
  402324:	bl	4018f0 <getline@plt>
  402328:	subs	x8, x0, #0x1
  40232c:	b.lt	4029bc <ferror@plt+0xfdc>  // b.tstop
  402330:	ldur	x25, [x29, #-96]
  402334:	ldrb	w9, [x25]
  402338:	cmp	w9, #0x23
  40233c:	b.eq	402794 <ferror@plt+0xdb4>  // b.none
  402340:	ldrb	w9, [x25, x8]
  402344:	cmp	w9, #0xa
  402348:	b.ne	40235c <ferror@plt+0x97c>  // b.any
  40234c:	strb	wzr, [x25, x8]
  402350:	ldur	x25, [x29, #-96]
  402354:	mov	x27, x8
  402358:	b	402360 <ferror@plt+0x980>
  40235c:	mov	x27, x0
  402360:	mov	x24, xzr
  402364:	ldrb	w8, [x25, x24]
  402368:	cmp	w8, #0x9
  40236c:	b.eq	402378 <ferror@plt+0x998>  // b.none
  402370:	cmp	w8, #0x20
  402374:	b.ne	402380 <ferror@plt+0x9a0>  // b.any
  402378:	add	x24, x24, #0x1
  40237c:	b	402364 <ferror@plt+0x984>
  402380:	cmp	w8, #0x5c
  402384:	b.ne	402398 <ferror@plt+0x9b8>  // b.any
  402388:	mov	w8, #0x1                   	// #1
  40238c:	add	x24, x24, #0x1
  402390:	str	w8, [sp, #120]
  402394:	b	40239c <ferror@plt+0x9bc>
  402398:	str	wzr, [sp, #120]
  40239c:	add	x28, x25, x24
  4023a0:	adrp	x1, 408000 <ferror@plt+0x6620>
  4023a4:	mov	w2, #0x6                   	// #6
  4023a8:	mov	x0, x28
  4023ac:	add	x1, x1, #0x86e
  4023b0:	bl	401760 <strncmp@plt>
  4023b4:	cbz	w0, 4024bc <ferror@plt+0xadc>
  4023b8:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4023bc:	ldrb	w8, [x8, #712]
  4023c0:	ldrb	w9, [x28]
  4023c4:	sub	x10, x27, x24
  4023c8:	cmp	w8, #0x0
  4023cc:	mov	w8, #0x3                   	// #3
  4023d0:	csel	x8, x8, xzr, ne  // ne = any
  4023d4:	cmp	w9, #0x5c
  4023d8:	cinc	x8, x8, eq  // eq = none
  4023dc:	cmp	x10, x8
  4023e0:	b.cc	40272c <ferror@plt+0xd4c>  // b.lo, b.ul, b.last
  4023e4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4023e8:	str	xzr, [x8, #720]
  4023ec:	bl	4018c0 <__ctype_b_loc@plt>
  4023f0:	ldr	x9, [x0]
  4023f4:	ldrb	w8, [x28]
  4023f8:	ldrh	w8, [x9, x8, lsl #1]
  4023fc:	tbz	w8, #12, 40272c <ferror@plt+0xd4c>
  402400:	mov	x8, xzr
  402404:	mov	x23, #0xfffffffffffffffe    	// #-2
  402408:	add	x10, x28, x23
  40240c:	ldrb	w10, [x10, #3]
  402410:	add	x23, x23, #0x1
  402414:	add	x8, x8, #0x4
  402418:	ldrh	w10, [x9, x10, lsl #1]
  40241c:	tbnz	w10, #12, 402408 <ferror@plt+0xa28>
  402420:	add	x9, x23, #0x2
  402424:	cmp	x23, #0x7e
  402428:	adrp	x10, 41a000 <ferror@plt+0x18620>
  40242c:	str	x9, [x10, #720]
  402430:	b.hi	40272c <ferror@plt+0xd4c>  // b.pmore
  402434:	tbnz	w9, #0, 40272c <ferror@plt+0xd4c>
  402438:	adrp	x9, 41a000 <ferror@plt+0x18620>
  40243c:	str	x8, [x9, #696]
  402440:	add	x8, x28, x23
  402444:	ldrb	w9, [x8, #2]
  402448:	cmp	w9, #0x20
  40244c:	b.eq	402458 <ferror@plt+0xa78>  // b.none
  402450:	cmp	w9, #0x9
  402454:	b.ne	40272c <ferror@plt+0xd4c>  // b.any
  402458:	mov	x0, x28
  40245c:	strb	wzr, [x8, #2]
  402460:	bl	403164 <ferror@plt+0x1784>
  402464:	tbz	w0, #0, 40272c <ferror@plt+0xd4c>
  402468:	sub	x9, x24, x27
  40246c:	add	x8, x24, x23
  402470:	add	x9, x9, x23
  402474:	cmn	x9, #0x4
  402478:	add	x8, x8, #0x3
  40247c:	b.eq	4026a0 <ferror@plt+0xcc0>  // b.none
  402480:	add	x9, x28, x23
  402484:	ldrb	w9, [x9, #3]
  402488:	cmp	w9, #0x20
  40248c:	b.eq	402498 <ferror@plt+0xab8>  // b.none
  402490:	cmp	w9, #0x2a
  402494:	b.ne	4026a0 <ferror@plt+0xcc0>  // b.any
  402498:	adrp	x9, 41a000 <ferror@plt+0x18620>
  40249c:	ldr	w9, [x9, #512]
  4024a0:	cmp	w9, #0x1
  4024a4:	b.eq	4026b8 <ferror@plt+0xcd8>  // b.none
  4024a8:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4024ac:	str	wzr, [x8, #512]
  4024b0:	add	x8, x24, x23
  4024b4:	add	x8, x8, #0x4
  4024b8:	b	4026b8 <ferror@plt+0xcd8>
  4024bc:	mov	x10, #0x201                 	// #513
  4024c0:	add	x24, x24, #0x6
  4024c4:	mov	w9, #0x1                   	// #1
  4024c8:	movk	x10, #0x2101, lsl #32
  4024cc:	ldrb	w23, [x25, x24]
  4024d0:	cmp	w23, #0x2d
  4024d4:	b.hi	4024e4 <ferror@plt+0xb04>  // b.pmore
  4024d8:	lsl	x8, x9, x23
  4024dc:	tst	x8, x10
  4024e0:	b.ne	4024ec <ferror@plt+0xb0c>  // b.any
  4024e4:	add	x24, x24, #0x1
  4024e8:	b	4024cc <ferror@plt+0xaec>
  4024ec:	adrp	x1, 408000 <ferror@plt+0x6620>
  4024f0:	mov	x0, x28
  4024f4:	add	x1, x1, #0x780
  4024f8:	mov	x2, xzr
  4024fc:	mov	x3, xzr
  402500:	strb	wzr, [x25, x24]
  402504:	bl	405338 <ferror@plt+0x3958>
  402508:	tbnz	x0, #63, 40272c <ferror@plt+0xd4c>
  40250c:	cmp	w23, #0x28
  402510:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402514:	str	w0, [x8, #716]
  402518:	b.ne	402528 <ferror@plt+0xb48>  // b.any
  40251c:	mov	w8, #0x28                  	// #40
  402520:	strb	w8, [x25, x24]
  402524:	b	40252c <ferror@plt+0xb4c>
  402528:	add	x24, x24, #0x1
  40252c:	cmp	w23, #0x2d
  402530:	b.ne	402590 <ferror@plt+0xbb0>  // b.any
  402534:	add	x0, x25, x24
  402538:	sub	x3, x29, #0x10
  40253c:	mov	x1, xzr
  402540:	mov	w2, wzr
  402544:	mov	x4, xzr
  402548:	bl	407760 <ferror@plt+0x5d80>
  40254c:	ldur	x8, [x29, #-16]
  402550:	tst	x8, #0x7
  402554:	b.ne	40272c <ferror@plt+0xd4c>  // b.any
  402558:	cbnz	w0, 40272c <ferror@plt+0xd4c>
  40255c:	sub	x9, x8, #0x1
  402560:	cmp	x9, #0x1ff
  402564:	b.hi	40272c <ferror@plt+0xd4c>  // b.pmore
  402568:	adrp	x9, 41a000 <ferror@plt+0x18620>
  40256c:	str	x8, [x9, #696]
  402570:	ldrb	w9, [x25, x24]
  402574:	add	x24, x24, #0x1
  402578:	sub	w10, w9, #0x30
  40257c:	cmp	w10, #0xa
  402580:	b.cc	402570 <ferror@plt+0xb90>  // b.lo, b.ul, b.last
  402584:	lsr	x8, x8, #2
  402588:	sub	x24, x24, #0x1
  40258c:	b	4025a4 <ferror@plt+0xbc4>
  402590:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402594:	mov	w9, #0x200                 	// #512
  402598:	str	x9, [x8, #696]
  40259c:	ldrb	w9, [x25, x24]
  4025a0:	mov	w8, #0x80                  	// #128
  4025a4:	adrp	x10, 41a000 <ferror@plt+0x18620>
  4025a8:	cmp	w9, #0x20
  4025ac:	str	x8, [x10, #720]
  4025b0:	cinc	x9, x24, eq  // eq = none
  4025b4:	ldrb	w10, [x25, x9]
  4025b8:	cset	w8, eq  // eq = none
  4025bc:	cmp	w10, #0x28
  4025c0:	b.ne	40272c <ferror@plt+0xd4c>  // b.any
  4025c4:	add	x9, x9, #0x1
  4025c8:	cmp	x27, x9
  4025cc:	b.eq	40272c <ferror@plt+0xd4c>  // b.none
  4025d0:	add	x12, x25, x9
  4025d4:	add	x9, x24, x8
  4025d8:	add	x10, x25, x27
  4025dc:	mov	x11, #0xfffffffffffffffe    	// #-2
  4025e0:	sub	x9, x11, x9
  4025e4:	add	x10, x10, #0x1
  4025e8:	mov	x23, x27
  4025ec:	cmn	x9, x27
  4025f0:	mov	x28, x10
  4025f4:	b.eq	402618 <ferror@plt+0xc38>  // b.none
  4025f8:	add	x10, x25, x23
  4025fc:	ldurb	w10, [x10, #-1]
  402600:	sub	x27, x23, #0x1
  402604:	cmp	w10, #0x29
  402608:	sub	x10, x28, #0x1
  40260c:	b.ne	4025e8 <ferror@plt+0xc08>  // b.any
  402610:	add	x27, x25, x27
  402614:	b	402628 <ferror@plt+0xc48>
  402618:	ldrb	w9, [x12]
  40261c:	mov	x27, x12
  402620:	cmp	w9, #0x29
  402624:	b.ne	40272c <ferror@plt+0xd4c>  // b.any
  402628:	add	x8, x24, x8
  40262c:	sub	x24, x23, x8
  402630:	ldr	w8, [sp, #120]
  402634:	cbz	w8, 402650 <ferror@plt+0xc70>
  402638:	sub	x1, x24, #0x2
  40263c:	mov	x0, x12
  402640:	str	x12, [sp, #120]
  402644:	bl	4031c8 <ferror@plt+0x17e8>
  402648:	ldr	x12, [sp, #120]
  40264c:	cbz	x0, 40272c <ferror@plt+0xd4c>
  402650:	sub	x8, x24, #0x1
  402654:	strb	wzr, [x27]
  402658:	ldrb	w9, [x25, x23]
  40265c:	cmp	w9, #0x9
  402660:	b.eq	40266c <ferror@plt+0xc8c>  // b.none
  402664:	cmp	w9, #0x20
  402668:	b.ne	40267c <ferror@plt+0xc9c>  // b.any
  40266c:	add	x8, x8, #0x1
  402670:	add	x25, x25, #0x1
  402674:	add	x28, x28, #0x1
  402678:	b	402658 <ferror@plt+0xc78>
  40267c:	cmp	w9, #0x3d
  402680:	b.ne	40272c <ferror@plt+0xd4c>  // b.any
  402684:	ldrb	w8, [x28]
  402688:	cmp	w8, #0x20
  40268c:	b.eq	402698 <ferror@plt+0xcb8>  // b.none
  402690:	cmp	w8, #0x9
  402694:	b.ne	4026e0 <ferror@plt+0xd00>  // b.any
  402698:	add	x28, x28, #0x1
  40269c:	b	402684 <ferror@plt+0xca4>
  4026a0:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4026a4:	ldr	w9, [x9, #512]
  4026a8:	cbz	w9, 40272c <ferror@plt+0xd4c>
  4026ac:	mov	w9, #0x1                   	// #1
  4026b0:	adrp	x10, 41a000 <ferror@plt+0x18620>
  4026b4:	str	w9, [x10, #512]
  4026b8:	ldr	w9, [sp, #120]
  4026bc:	add	x10, x25, x8
  4026c0:	cbz	w9, 4026f4 <ferror@plt+0xd14>
  4026c4:	sub	x1, x27, x8
  4026c8:	mov	x0, x10
  4026cc:	mov	x23, x10
  4026d0:	bl	4031c8 <ferror@plt+0x17e8>
  4026d4:	mov	x10, x23
  4026d8:	cbnz	x0, 4026f4 <ferror@plt+0xd14>
  4026dc:	b	40272c <ferror@plt+0xd4c>
  4026e0:	mov	x0, x28
  4026e4:	mov	x23, x12
  4026e8:	bl	403164 <ferror@plt+0x1784>
  4026ec:	mov	x10, x23
  4026f0:	tbz	w0, #0, 40272c <ferror@plt+0xd4c>
  4026f4:	ldr	w8, [sp, #100]
  4026f8:	mov	x25, x10
  4026fc:	cbnz	w8, 402718 <ferror@plt+0xd38>
  402700:	adrp	x1, 409000 <ferror@plt+0x7620>
  402704:	mov	x0, x10
  402708:	add	x1, x1, #0x54c
  40270c:	bl	4018b0 <strcmp@plt>
  402710:	mov	x10, x25
  402714:	cbz	w0, 40272c <ferror@plt+0xd4c>
  402718:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40271c:	ldrb	w8, [x8, #704]
  402720:	tbz	w8, #0, 4027b0 <ferror@plt+0xdd0>
  402724:	mov	w27, wzr
  402728:	b	4027c8 <ferror@plt+0xde8>
  40272c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402730:	ldrb	w8, [x8, #705]
  402734:	add	x22, x22, #0x1
  402738:	cmp	w8, #0x1
  40273c:	b.ne	402788 <ferror@plt+0xda8>  // b.any
  402740:	adrp	x1, 409000 <ferror@plt+0x7620>
  402744:	mov	w2, #0x5                   	// #5
  402748:	mov	x0, xzr
  40274c:	add	x1, x1, #0x282
  402750:	bl	401970 <dcgettext@plt>
  402754:	mov	x25, x0
  402758:	mov	w1, #0x3                   	// #3
  40275c:	mov	w0, wzr
  402760:	mov	x2, x21
  402764:	bl	406cac <ferror@plt+0x52cc>
  402768:	adrp	x5, 408000 <ferror@plt+0x6620>
  40276c:	mov	x3, x0
  402770:	mov	w0, wzr
  402774:	mov	w1, wzr
  402778:	mov	x2, x25
  40277c:	mov	x4, x26
  402780:	add	x5, x5, #0x86e
  402784:	bl	401680 <error@plt>
  402788:	adrp	x28, 409000 <ferror@plt+0x7620>
  40278c:	add	x20, x20, #0x1
  402790:	add	x28, x28, #0x8b
  402794:	mov	x0, x19
  402798:	bl	401930 <feof_unlocked@plt>
  40279c:	cbnz	w0, 4029bc <ferror@plt+0xfdc>
  4027a0:	mov	x0, x19
  4027a4:	bl	401690 <ferror_unlocked@plt>
  4027a8:	cbz	w0, 402310 <ferror@plt+0x930>
  4027ac:	b	4029bc <ferror@plt+0xfdc>
  4027b0:	mov	w1, #0xa                   	// #10
  4027b4:	mov	x0, x10
  4027b8:	bl	401920 <strchr@plt>
  4027bc:	cmp	x0, #0x0
  4027c0:	mov	x10, x25
  4027c4:	cset	w27, ne  // ne = any
  4027c8:	ldr	x1, [sp, #8]
  4027cc:	sub	x2, x29, #0x10
  4027d0:	mov	x0, x10
  4027d4:	bl	402f68 <ferror@plt+0x1588>
  4027d8:	tbz	w0, #0, 4027fc <ferror@plt+0xe1c>
  4027dc:	ldurb	w8, [x29, #-16]
  4027e0:	cbz	w8, 402860 <ferror@plt+0xe80>
  4027e4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4027e8:	ldrb	w8, [x8, #707]
  4027ec:	cbz	w8, 402860 <ferror@plt+0xe80>
  4027f0:	adrp	x28, 409000 <ferror@plt+0x7620>
  4027f4:	add	x28, x28, #0x8b
  4027f8:	b	402988 <ferror@plt+0xfa8>
  4027fc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402800:	ldr	x9, [sp, #56]
  402804:	ldrb	w8, [x8, #704]
  402808:	adrp	x28, 409000 <ferror@plt+0x7620>
  40280c:	add	x28, x28, #0x8b
  402810:	add	x9, x9, #0x1
  402814:	str	x9, [sp, #56]
  402818:	tbnz	w8, #0, 402988 <ferror@plt+0xfa8>
  40281c:	cbz	w27, 402828 <ferror@plt+0xe48>
  402820:	mov	w0, #0x5c                  	// #92
  402824:	bl	4017c0 <putchar_unlocked@plt>
  402828:	mov	x0, x25
  40282c:	mov	w1, w27
  402830:	bl	4030cc <ferror@plt+0x16ec>
  402834:	adrp	x1, 409000 <ferror@plt+0x7620>
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	add	x1, x1, #0x2b1
  402844:	bl	401970 <dcgettext@plt>
  402848:	mov	x2, x0
  40284c:	mov	w0, #0x1                   	// #1
  402850:	adrp	x1, 409000 <ferror@plt+0x7620>
  402854:	add	x1, x1, #0x938
  402858:	bl	401790 <__printf_chk@plt>
  40285c:	b	402988 <ferror@plt+0xfa8>
  402860:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402864:	ldr	x8, [x8, #720]
  402868:	lsr	x24, x8, #1
  40286c:	cbz	x24, 4028e4 <ferror@plt+0xf04>
  402870:	bl	4016e0 <__ctype_tolower_loc@plt>
  402874:	ldr	x8, [x0]
  402878:	ldr	x14, [sp, #72]
  40287c:	add	x9, x28, #0x1
  402880:	adrp	x28, 409000 <ferror@plt+0x7620>
  402884:	mov	x23, xzr
  402888:	add	x28, x28, #0x8b
  40288c:	ldr	x10, [sp, #16]
  402890:	ldurb	w11, [x9, #-1]
  402894:	adrp	x13, 409000 <ferror@plt+0x7620>
  402898:	add	x13, x13, #0x43f
  40289c:	ldrb	w10, [x10, x23]
  4028a0:	ldr	w11, [x8, x11, lsl #2]
  4028a4:	lsr	x12, x10, #4
  4028a8:	ldrb	w12, [x13, x12]
  4028ac:	cmp	w11, w12
  4028b0:	b.ne	4028f4 <ferror@plt+0xf14>  // b.any
  4028b4:	ldrb	w11, [x9]
  4028b8:	and	x10, x10, #0xf
  4028bc:	ldrb	w10, [x13, x10]
  4028c0:	ldr	w11, [x8, x11, lsl #2]
  4028c4:	cmp	w11, w10
  4028c8:	b.ne	4028f4 <ferror@plt+0xf14>  // b.any
  4028cc:	add	x23, x23, #0x1
  4028d0:	cmp	x24, x23
  4028d4:	add	x9, x9, #0x2
  4028d8:	b.ne	40288c <ferror@plt+0xeac>  // b.any
  4028dc:	mov	x23, x24
  4028e0:	b	4028f4 <ferror@plt+0xf14>
  4028e4:	ldr	x14, [sp, #72]
  4028e8:	adrp	x28, 409000 <ferror@plt+0x7620>
  4028ec:	mov	x23, xzr
  4028f0:	add	x28, x28, #0x8b
  4028f4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4028f8:	ldrb	w10, [x8, #704]
  4028fc:	cmp	x23, x24
  402900:	cset	w9, eq  // eq = none
  402904:	cinc	x8, x14, ne  // ne = any
  402908:	tbz	w10, #0, 402920 <ferror@plt+0xf40>
  40290c:	ldr	w10, [sp, #52]
  402910:	str	x8, [sp, #72]
  402914:	orr	w10, w10, w9
  402918:	str	w10, [sp, #52]
  40291c:	b	402988 <ferror@plt+0xfa8>
  402920:	cmp	x23, x24
  402924:	b.ne	402934 <ferror@plt+0xf54>  // b.any
  402928:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40292c:	ldrb	w8, [x8, #706]
  402930:	tbnz	w8, #0, 402980 <ferror@plt+0xfa0>
  402934:	cbz	w27, 402940 <ferror@plt+0xf60>
  402938:	mov	w0, #0x5c                  	// #92
  40293c:	bl	4017c0 <putchar_unlocked@plt>
  402940:	mov	x0, x25
  402944:	mov	w1, w27
  402948:	bl	4030cc <ferror@plt+0x16ec>
  40294c:	cmp	x23, x24
  402950:	b.eq	402974 <ferror@plt+0xf94>  // b.none
  402954:	ldr	x8, [sp, #72]
  402958:	adrp	x1, 409000 <ferror@plt+0x7620>
  40295c:	mov	w2, #0x5                   	// #5
  402960:	mov	x0, xzr
  402964:	add	x8, x8, #0x1
  402968:	add	x1, x1, #0x2c5
  40296c:	str	x8, [sp, #72]
  402970:	b	402844 <ferror@plt+0xe64>
  402974:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402978:	ldrb	w8, [x8, #706]
  40297c:	tbz	w8, #0, 402994 <ferror@plt+0xfb4>
  402980:	mov	w8, #0x1                   	// #1
  402984:	str	w8, [sp, #52]
  402988:	mov	w8, #0x1                   	// #1
  40298c:	str	w8, [sp, #68]
  402990:	b	402794 <ferror@plt+0xdb4>
  402994:	adrp	x1, 409000 <ferror@plt+0x7620>
  402998:	mov	w2, #0x5                   	// #5
  40299c:	mov	x0, xzr
  4029a0:	add	x1, x1, #0x2cc
  4029a4:	bl	401970 <dcgettext@plt>
  4029a8:	mov	x2, x0
  4029ac:	mov	w0, #0x1                   	// #1
  4029b0:	mov	w8, #0x1                   	// #1
  4029b4:	str	w8, [sp, #52]
  4029b8:	b	402850 <ferror@plt+0xe70>
  4029bc:	ldur	x0, [x29, #-96]
  4029c0:	bl	401900 <free@plt>
  4029c4:	mov	x0, x19
  4029c8:	bl	401690 <ferror_unlocked@plt>
  4029cc:	cbz	w0, 402a24 <ferror@plt+0x1044>
  4029d0:	adrp	x1, 409000 <ferror@plt+0x7620>
  4029d4:	mov	w2, #0x5                   	// #5
  4029d8:	mov	x0, xzr
  4029dc:	add	x1, x1, #0x2cf
  4029e0:	bl	401970 <dcgettext@plt>
  4029e4:	mov	x19, x0
  4029e8:	mov	w1, #0x3                   	// #3
  4029ec:	mov	w0, wzr
  4029f0:	mov	x2, x21
  4029f4:	bl	406cac <ferror@plt+0x52cc>
  4029f8:	mov	x3, x0
  4029fc:	mov	w0, wzr
  402a00:	mov	w1, wzr
  402a04:	mov	x2, x19
  402a08:	bl	401680 <error@plt>
  402a0c:	ldr	w22, [sp, #92]
  402a10:	ldp	x26, x24, [sp, #32]
  402a14:	ldr	w25, [sp, #116]
  402a18:	mov	w8, wzr
  402a1c:	adrp	x23, 41a000 <ferror@plt+0x18620>
  402a20:	b	402cdc <ferror@plt+0x12fc>
  402a24:	ldp	x26, x24, [sp, #32]
  402a28:	ldr	w25, [sp, #116]
  402a2c:	ldr	w8, [sp, #100]
  402a30:	adrp	x23, 41a000 <ferror@plt+0x18620>
  402a34:	cbz	w8, 402b30 <ferror@plt+0x1150>
  402a38:	mov	x0, x19
  402a3c:	bl	407f44 <ferror@plt+0x6564>
  402a40:	cbz	w0, 402b30 <ferror@plt+0x1150>
  402a44:	bl	4019c0 <__errno_location@plt>
  402a48:	ldr	w19, [x0]
  402a4c:	mov	w1, #0x3                   	// #3
  402a50:	mov	w0, wzr
  402a54:	mov	x2, x21
  402a58:	bl	406cac <ferror@plt+0x52cc>
  402a5c:	adrp	x2, 409000 <ferror@plt+0x7620>
  402a60:	mov	x3, x0
  402a64:	mov	w0, wzr
  402a68:	mov	w1, w19
  402a6c:	add	x2, x2, #0x4f4
  402a70:	bl	401680 <error@plt>
  402a74:	b	402cd4 <ferror@plt+0x12f4>
  402a78:	mov	x27, x21
  402a7c:	tbz	w19, #0, 402a88 <ferror@plt+0x10a8>
  402a80:	mov	w0, #0x5c                  	// #92
  402a84:	bl	4017c0 <putchar_unlocked@plt>
  402a88:	ldr	x8, [x23, #720]
  402a8c:	cmp	x8, #0x2
  402a90:	b.cc	402ab8 <ferror@plt+0x10d8>  // b.lo, b.ul, b.last
  402a94:	mov	x21, xzr
  402a98:	ldrb	w2, [x26, x21]
  402a9c:	mov	w0, #0x1                   	// #1
  402aa0:	mov	x1, x28
  402aa4:	bl	401790 <__printf_chk@plt>
  402aa8:	ldr	x8, [x23, #720]
  402aac:	add	x21, x21, #0x1
  402ab0:	cmp	x21, x8, lsr #1
  402ab4:	b.cc	402a98 <ferror@plt+0x10b8>  // b.lo, b.ul, b.last
  402ab8:	ldr	w8, [sp, #96]
  402abc:	tbnz	w8, #0, 402adc <ferror@plt+0x10fc>
  402ac0:	mov	w0, #0x20                  	// #32
  402ac4:	bl	4017c0 <putchar_unlocked@plt>
  402ac8:	ldr	w0, [sp, #28]
  402acc:	bl	4017c0 <putchar_unlocked@plt>
  402ad0:	and	w1, w19, #0x1
  402ad4:	mov	x0, x27
  402ad8:	bl	4030cc <ferror@plt+0x16ec>
  402adc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402ae0:	ldrb	w8, [x8, #709]
  402ae4:	cmp	w8, #0x0
  402ae8:	mov	w8, #0xa                   	// #10
  402aec:	csel	w0, wzr, w8, ne  // ne = any
  402af0:	bl	4017c0 <putchar_unlocked@plt>
  402af4:	b	402ce4 <ferror@plt+0x1304>
  402af8:	bl	4019c0 <__errno_location@plt>
  402afc:	ldr	w19, [x0]
  402b00:	mov	w1, #0x3                   	// #3
  402b04:	mov	w0, wzr
  402b08:	mov	x2, x21
  402b0c:	bl	406cac <ferror@plt+0x52cc>
  402b10:	adrp	x2, 409000 <ferror@plt+0x7620>
  402b14:	mov	x3, x0
  402b18:	mov	w0, wzr
  402b1c:	mov	w1, w19
  402b20:	add	x2, x2, #0x4f4
  402b24:	bl	401680 <error@plt>
  402b28:	mov	w8, wzr
  402b2c:	b	402ce0 <ferror@plt+0x1300>
  402b30:	ldr	w8, [sp, #68]
  402b34:	tbz	w8, #0, 402c90 <ferror@plt+0x12b0>
  402b38:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402b3c:	ldrb	w8, [x8, #704]
  402b40:	ldr	x19, [sp, #56]
  402b44:	ldr	x9, [sp, #72]
  402b48:	tbnz	w8, #0, 402c58 <ferror@plt+0x1278>
  402b4c:	cbz	x22, 402b88 <ferror@plt+0x11a8>
  402b50:	adrp	x1, 409000 <ferror@plt+0x7620>
  402b54:	adrp	x2, 409000 <ferror@plt+0x7620>
  402b58:	mov	w4, #0x5                   	// #5
  402b5c:	mov	x0, xzr
  402b60:	add	x1, x1, #0x310
  402b64:	add	x2, x2, #0x33a
  402b68:	mov	x3, x22
  402b6c:	bl	401950 <dcngettext@plt>
  402b70:	mov	x2, x0
  402b74:	mov	w0, wzr
  402b78:	mov	w1, wzr
  402b7c:	mov	x3, x22
  402b80:	bl	401680 <error@plt>
  402b84:	ldr	x9, [sp, #72]
  402b88:	cbz	x19, 402bc4 <ferror@plt+0x11e4>
  402b8c:	adrp	x1, 409000 <ferror@plt+0x7620>
  402b90:	adrp	x2, 409000 <ferror@plt+0x7620>
  402b94:	mov	w4, #0x5                   	// #5
  402b98:	mov	x0, xzr
  402b9c:	add	x1, x1, #0x366
  402ba0:	add	x2, x2, #0x391
  402ba4:	mov	x3, x19
  402ba8:	bl	401950 <dcngettext@plt>
  402bac:	mov	x2, x0
  402bb0:	mov	w0, wzr
  402bb4:	mov	w1, wzr
  402bb8:	mov	x3, x19
  402bbc:	bl	401680 <error@plt>
  402bc0:	ldr	x9, [sp, #72]
  402bc4:	cbz	x9, 402c00 <ferror@plt+0x1220>
  402bc8:	ldr	x3, [sp, #72]
  402bcc:	adrp	x1, 409000 <ferror@plt+0x7620>
  402bd0:	adrp	x2, 409000 <ferror@plt+0x7620>
  402bd4:	mov	w4, #0x5                   	// #5
  402bd8:	mov	x0, xzr
  402bdc:	add	x1, x1, #0x3bd
  402be0:	add	x2, x2, #0x3ea
  402be4:	bl	401950 <dcngettext@plt>
  402be8:	ldr	x3, [sp, #72]
  402bec:	mov	x2, x0
  402bf0:	mov	w0, wzr
  402bf4:	mov	w1, wzr
  402bf8:	bl	401680 <error@plt>
  402bfc:	ldr	x9, [sp, #72]
  402c00:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402c04:	ldrb	w8, [x8, #707]
  402c08:	ldr	w10, [sp, #52]
  402c0c:	orn	w8, w10, w8
  402c10:	tbnz	w8, #0, 402c58 <ferror@plt+0x1278>
  402c14:	adrp	x1, 409000 <ferror@plt+0x7620>
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, xzr
  402c20:	add	x1, x1, #0x418
  402c24:	bl	401970 <dcgettext@plt>
  402c28:	mov	x19, x0
  402c2c:	mov	w1, #0x3                   	// #3
  402c30:	mov	w0, wzr
  402c34:	mov	x2, x21
  402c38:	bl	406cac <ferror@plt+0x52cc>
  402c3c:	mov	x2, x19
  402c40:	ldr	x19, [sp, #56]
  402c44:	mov	x3, x0
  402c48:	mov	w0, wzr
  402c4c:	mov	w1, wzr
  402c50:	bl	401680 <error@plt>
  402c54:	ldr	x9, [sp, #72]
  402c58:	orr	x8, x19, x9
  402c5c:	ldr	w9, [sp, #52]
  402c60:	ldr	w22, [sp, #92]
  402c64:	cmp	x8, #0x0
  402c68:	cset	w8, ne  // ne = any
  402c6c:	orn	w8, w8, w9
  402c70:	tbnz	w8, #0, 402cd8 <ferror@plt+0x12f8>
  402c74:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402c78:	ldrb	w8, [x8, #708]
  402c7c:	cmp	x20, #0x0
  402c80:	cset	w9, eq  // eq = none
  402c84:	eor	w8, w8, #0x1
  402c88:	orr	w8, w9, w8
  402c8c:	b	402cdc <ferror@plt+0x12fc>
  402c90:	adrp	x1, 409000 <ferror@plt+0x7620>
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	add	x1, x1, #0x2de
  402ca0:	bl	401970 <dcgettext@plt>
  402ca4:	mov	x19, x0
  402ca8:	mov	w1, #0x3                   	// #3
  402cac:	mov	w0, wzr
  402cb0:	mov	x2, x21
  402cb4:	bl	406cac <ferror@plt+0x52cc>
  402cb8:	adrp	x4, 408000 <ferror@plt+0x6620>
  402cbc:	mov	x3, x0
  402cc0:	mov	w0, wzr
  402cc4:	mov	w1, wzr
  402cc8:	mov	x2, x19
  402ccc:	add	x4, x4, #0x86e
  402cd0:	bl	401680 <error@plt>
  402cd4:	ldr	w22, [sp, #92]
  402cd8:	mov	w8, wzr
  402cdc:	ldr	x20, [sp, #104]
  402ce0:	and	w25, w25, w8
  402ce4:	add	x20, x20, #0x8
  402ce8:	cmp	x20, x24
  402cec:	b.cc	4021a4 <ferror@plt+0x7c4>  // b.lo, b.ul, b.last
  402cf0:	b	402cfc <ferror@plt+0x131c>
  402cf4:	mov	w19, wzr
  402cf8:	b	40222c <ferror@plt+0x84c>
  402cfc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402d00:	ldrb	w8, [x8, #728]
  402d04:	tbz	w8, #0, 402d1c <ferror@plt+0x133c>
  402d08:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402d0c:	ldr	x0, [x8, #672]
  402d10:	bl	407f44 <ferror@plt+0x6564>
  402d14:	cmn	w0, #0x1
  402d18:	b.eq	402f3c <ferror@plt+0x155c>  // b.none
  402d1c:	mvn	w8, w25
  402d20:	ldp	x20, x19, [sp, #384]
  402d24:	ldp	x22, x21, [sp, #368]
  402d28:	ldp	x24, x23, [sp, #352]
  402d2c:	ldp	x26, x25, [sp, #336]
  402d30:	ldp	x28, x27, [sp, #320]
  402d34:	ldp	x29, x30, [sp, #304]
  402d38:	and	w0, w8, #0x1
  402d3c:	add	sp, sp, #0x190
  402d40:	ret
  402d44:	adrp	x1, 409000 <ferror@plt+0x7620>
  402d48:	add	x1, x1, #0x266
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	mov	x0, xzr
  402d54:	bl	401970 <dcgettext@plt>
  402d58:	mov	x19, x0
  402d5c:	mov	w1, #0x3                   	// #3
  402d60:	mov	w0, wzr
  402d64:	mov	x2, x21
  402d68:	bl	406cac <ferror@plt+0x52cc>
  402d6c:	mov	x3, x0
  402d70:	mov	w0, #0x1                   	// #1
  402d74:	mov	w1, wzr
  402d78:	mov	x2, x19
  402d7c:	bl	401680 <error@plt>
  402d80:	cmn	w0, #0x3
  402d84:	b.ne	402dc8 <ferror@plt+0x13e8>  // b.any
  402d88:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402d8c:	ldr	x0, [x8, #664]
  402d90:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402d94:	ldr	x3, [x8, #520]
  402d98:	adrp	x1, 408000 <ferror@plt+0x6620>
  402d9c:	adrp	x2, 408000 <ferror@plt+0x6620>
  402da0:	adrp	x4, 408000 <ferror@plt+0x6620>
  402da4:	adrp	x5, 408000 <ferror@plt+0x6620>
  402da8:	add	x1, x1, #0xda6
  402dac:	add	x2, x2, #0xe06
  402db0:	add	x4, x4, #0xe14
  402db4:	add	x5, x5, #0xe22
  402db8:	mov	x6, xzr
  402dbc:	bl	4072c8 <ferror@plt+0x58e8>
  402dc0:	mov	w0, wzr
  402dc4:	bl	401670 <exit@plt>
  402dc8:	cmn	w0, #0x2
  402dcc:	b.ne	402f34 <ferror@plt+0x1554>  // b.any
  402dd0:	mov	w0, wzr
  402dd4:	bl	401afc <ferror@plt+0x11c>
  402dd8:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ddc:	add	x1, x1, #0xdd5
  402de0:	mov	w2, #0x5                   	// #5
  402de4:	mov	x0, xzr
  402de8:	bl	401970 <dcgettext@plt>
  402dec:	mov	x19, x0
  402df0:	mov	x0, x24
  402df4:	bl	406df0 <ferror@plt+0x5410>
  402df8:	mov	x3, x0
  402dfc:	mov	w0, wzr
  402e00:	mov	w1, wzr
  402e04:	mov	x2, x19
  402e08:	bl	401680 <error@plt>
  402e0c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402e10:	add	x1, x1, #0xde8
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	mov	x0, xzr
  402e1c:	bl	401970 <dcgettext@plt>
  402e20:	mov	x2, x0
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	mov	w1, wzr
  402e2c:	bl	401680 <error@plt>
  402e30:	adrp	x1, 408000 <ferror@plt+0x6620>
  402e34:	add	x1, x1, #0xdd5
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	mov	x0, xzr
  402e40:	bl	401970 <dcgettext@plt>
  402e44:	mov	x19, x0
  402e48:	mov	x0, x24
  402e4c:	bl	406df0 <ferror@plt+0x5410>
  402e50:	mov	x3, x0
  402e54:	mov	w0, wzr
  402e58:	mov	w1, wzr
  402e5c:	mov	x2, x19
  402e60:	bl	401680 <error@plt>
  402e64:	adrp	x1, 408000 <ferror@plt+0x6620>
  402e68:	add	x1, x1, #0xe2f
  402e6c:	mov	w2, #0x5                   	// #5
  402e70:	mov	x0, xzr
  402e74:	bl	401970 <dcgettext@plt>
  402e78:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402e7c:	ldr	w8, [x8, #716]
  402e80:	adrp	x9, 408000 <ferror@plt+0x6620>
  402e84:	add	x9, x9, #0x770
  402e88:	mov	x19, x0
  402e8c:	ldr	x8, [x9, x8, lsl #3]
  402e90:	mov	x0, x8
  402e94:	bl	406df0 <ferror@plt+0x5410>
  402e98:	mov	x3, x0
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	mov	w4, #0x200                 	// #512
  402ea4:	mov	w1, wzr
  402ea8:	mov	x2, x19
  402eac:	bl	401680 <error@plt>
  402eb0:	adrp	x1, 408000 <ferror@plt+0x6620>
  402eb4:	add	x1, x1, #0xe58
  402eb8:	b	402f18 <ferror@plt+0x1538>
  402ebc:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ec0:	add	x1, x1, #0xe7b
  402ec4:	b	402f18 <ferror@plt+0x1538>
  402ec8:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ecc:	add	x1, x1, #0xeb7
  402ed0:	b	402f18 <ferror@plt+0x1538>
  402ed4:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ed8:	add	x1, x1, #0xef0
  402edc:	b	402f18 <ferror@plt+0x1538>
  402ee0:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ee4:	add	x1, x1, #0xf39
  402ee8:	b	402f18 <ferror@plt+0x1538>
  402eec:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ef0:	add	x1, x1, #0xf81
  402ef4:	b	402f18 <ferror@plt+0x1538>
  402ef8:	adrp	x1, 408000 <ferror@plt+0x6620>
  402efc:	add	x1, x1, #0xfc1
  402f00:	b	402f18 <ferror@plt+0x1538>
  402f04:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f08:	add	x1, x1, #0xfff
  402f0c:	b	402f18 <ferror@plt+0x1538>
  402f10:	adrp	x1, 409000 <ferror@plt+0x7620>
  402f14:	add	x1, x1, #0x3e
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	bl	401970 <dcgettext@plt>
  402f24:	mov	x2, x0
  402f28:	mov	w0, wzr
  402f2c:	mov	w1, wzr
  402f30:	bl	401680 <error@plt>
  402f34:	mov	w0, #0x1                   	// #1
  402f38:	bl	401afc <ferror@plt+0x11c>
  402f3c:	bl	4019c0 <__errno_location@plt>
  402f40:	ldr	w19, [x0]
  402f44:	adrp	x1, 409000 <ferror@plt+0x7620>
  402f48:	add	x1, x1, #0x90
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	mov	x0, xzr
  402f54:	bl	401970 <dcgettext@plt>
  402f58:	mov	x2, x0
  402f5c:	mov	w0, #0x1                   	// #1
  402f60:	mov	w1, w19
  402f64:	bl	401680 <error@plt>
  402f68:	stp	x29, x30, [sp, #-64]!
  402f6c:	stp	x22, x21, [sp, #32]
  402f70:	mov	x22, x1
  402f74:	adrp	x1, 409000 <ferror@plt+0x7620>
  402f78:	add	x1, x1, #0x54c
  402f7c:	str	x23, [sp, #16]
  402f80:	stp	x20, x19, [sp, #48]
  402f84:	mov	x29, sp
  402f88:	mov	x23, x2
  402f8c:	mov	x19, x0
  402f90:	bl	4018b0 <strcmp@plt>
  402f94:	mov	w21, w0
  402f98:	strb	wzr, [x23]
  402f9c:	cbz	w0, 402fe4 <ferror@plt+0x1604>
  402fa0:	adrp	x1, 409000 <ferror@plt+0x7620>
  402fa4:	add	x1, x1, #0x2dc
  402fa8:	mov	x0, x19
  402fac:	bl	4057d4 <ferror@plt+0x3df4>
  402fb0:	mov	x20, x0
  402fb4:	cbnz	x0, 402ff8 <ferror@plt+0x1618>
  402fb8:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402fbc:	ldrb	w20, [x8, #707]
  402fc0:	bl	4019c0 <__errno_location@plt>
  402fc4:	cmp	w20, #0x1
  402fc8:	b.ne	403080 <ferror@plt+0x16a0>  // b.any
  402fcc:	ldr	w8, [x0]
  402fd0:	cmp	w8, #0x2
  402fd4:	b.ne	403080 <ferror@plt+0x16a0>  // b.any
  402fd8:	mov	w0, #0x1                   	// #1
  402fdc:	strb	w0, [x23]
  402fe0:	b	4030b0 <ferror@plt+0x16d0>
  402fe4:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402fe8:	ldr	x20, [x8, #672]
  402fec:	adrp	x8, 41a000 <ferror@plt+0x18620>
  402ff0:	mov	w9, #0x1                   	// #1
  402ff4:	strb	w9, [x8, #728]
  402ff8:	mov	w1, #0x2                   	// #2
  402ffc:	mov	x0, x20
  403000:	bl	4057a0 <ferror@plt+0x3dc0>
  403004:	adrp	x8, 41a000 <ferror@plt+0x18620>
  403008:	ldr	x8, [x8, #696]
  40300c:	mov	x0, x20
  403010:	mov	x1, x22
  403014:	lsr	x2, x8, #3
  403018:	bl	40522c <ferror@plt+0x384c>
  40301c:	cbz	w0, 40306c <ferror@plt+0x168c>
  403020:	bl	4019c0 <__errno_location@plt>
  403024:	ldr	w21, [x0]
  403028:	mov	w1, #0x3                   	// #3
  40302c:	mov	w0, wzr
  403030:	mov	x2, x19
  403034:	bl	406cac <ferror@plt+0x52cc>
  403038:	adrp	x2, 409000 <ferror@plt+0x7620>
  40303c:	mov	x3, x0
  403040:	add	x2, x2, #0x4f4
  403044:	mov	w0, wzr
  403048:	mov	w1, w21
  40304c:	bl	401680 <error@plt>
  403050:	adrp	x8, 41a000 <ferror@plt+0x18620>
  403054:	ldr	x8, [x8, #672]
  403058:	cmp	x20, x8
  40305c:	b.eq	4030ac <ferror@plt+0x16cc>  // b.none
  403060:	mov	x0, x20
  403064:	bl	407f44 <ferror@plt+0x6564>
  403068:	b	4030ac <ferror@plt+0x16cc>
  40306c:	cbz	w21, 4030c4 <ferror@plt+0x16e4>
  403070:	mov	x0, x20
  403074:	bl	407f44 <ferror@plt+0x6564>
  403078:	cbz	w0, 4030c4 <ferror@plt+0x16e4>
  40307c:	bl	4019c0 <__errno_location@plt>
  403080:	ldr	w20, [x0]
  403084:	mov	w1, #0x3                   	// #3
  403088:	mov	w0, wzr
  40308c:	mov	x2, x19
  403090:	bl	406cac <ferror@plt+0x52cc>
  403094:	adrp	x2, 409000 <ferror@plt+0x7620>
  403098:	mov	x3, x0
  40309c:	add	x2, x2, #0x4f4
  4030a0:	mov	w0, wzr
  4030a4:	mov	w1, w20
  4030a8:	bl	401680 <error@plt>
  4030ac:	mov	w0, wzr
  4030b0:	ldp	x20, x19, [sp, #48]
  4030b4:	ldp	x22, x21, [sp, #32]
  4030b8:	ldr	x23, [sp, #16]
  4030bc:	ldp	x29, x30, [sp], #64
  4030c0:	ret
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	b	4030b0 <ferror@plt+0x16d0>
  4030cc:	stp	x29, x30, [sp, #-48]!
  4030d0:	stp	x20, x19, [sp, #32]
  4030d4:	mov	x19, x0
  4030d8:	stp	x22, x21, [sp, #16]
  4030dc:	mov	x29, sp
  4030e0:	tbz	w1, #0, 403138 <ferror@plt+0x1758>
  4030e4:	adrp	x20, 409000 <ferror@plt+0x7620>
  4030e8:	adrp	x21, 409000 <ferror@plt+0x7620>
  4030ec:	adrp	x22, 41a000 <ferror@plt+0x18620>
  4030f0:	add	x20, x20, #0x439
  4030f4:	add	x21, x21, #0x43c
  4030f8:	ldrb	w0, [x19]
  4030fc:	cmp	w0, #0xa
  403100:	b.eq	403118 <ferror@plt+0x1738>  // b.none
  403104:	cmp	w0, #0x5c
  403108:	b.eq	403124 <ferror@plt+0x1744>  // b.none
  40310c:	cbz	w0, 403154 <ferror@plt+0x1774>
  403110:	bl	4017c0 <putchar_unlocked@plt>
  403114:	b	403130 <ferror@plt+0x1750>
  403118:	ldr	x1, [x22, #664]
  40311c:	mov	x0, x20
  403120:	b	40312c <ferror@plt+0x174c>
  403124:	ldr	x1, [x22, #664]
  403128:	mov	x0, x21
  40312c:	bl	401980 <fputs_unlocked@plt>
  403130:	add	x19, x19, #0x1
  403134:	b	4030f8 <ferror@plt+0x1718>
  403138:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40313c:	ldr	x1, [x8, #664]
  403140:	mov	x0, x19
  403144:	ldp	x20, x19, [sp, #32]
  403148:	ldp	x22, x21, [sp, #16]
  40314c:	ldp	x29, x30, [sp], #48
  403150:	b	401980 <fputs_unlocked@plt>
  403154:	ldp	x20, x19, [sp, #32]
  403158:	ldp	x22, x21, [sp, #16]
  40315c:	ldp	x29, x30, [sp], #48
  403160:	ret
  403164:	stp	x29, x30, [sp, #-32]!
  403168:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40316c:	stp	x20, x19, [sp, #16]
  403170:	ldr	x20, [x8, #720]
  403174:	mov	x19, x0
  403178:	mov	x29, sp
  40317c:	cbz	x20, 4031a8 <ferror@plt+0x17c8>
  403180:	bl	4018c0 <__ctype_b_loc@plt>
  403184:	ldr	x8, [x0]
  403188:	mov	x9, xzr
  40318c:	ldrb	w10, [x19, x9]
  403190:	ldrh	w10, [x8, x10, lsl #1]
  403194:	tbz	w10, #12, 4031b8 <ferror@plt+0x17d8>
  403198:	add	x9, x9, #0x1
  40319c:	cmp	x20, w9, uxtw
  4031a0:	b.hi	40318c <ferror@plt+0x17ac>  // b.pmore
  4031a4:	add	x19, x19, x9
  4031a8:	ldrb	w8, [x19]
  4031ac:	cmp	w8, #0x0
  4031b0:	cset	w0, eq  // eq = none
  4031b4:	b	4031bc <ferror@plt+0x17dc>
  4031b8:	mov	w0, wzr
  4031bc:	ldp	x20, x19, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #32
  4031c4:	ret
  4031c8:	mov	x8, x0
  4031cc:	cbz	x1, 403228 <ferror@plt+0x1848>
  4031d0:	mov	x9, xzr
  4031d4:	sub	x10, x1, #0x1
  4031d8:	mov	x8, x0
  4031dc:	ldrb	w11, [x0, x9]
  4031e0:	cmp	w11, #0x5c
  4031e4:	b.eq	4031f0 <ferror@plt+0x1810>  // b.none
  4031e8:	cbnz	w11, 403218 <ferror@plt+0x1838>
  4031ec:	b	40323c <ferror@plt+0x185c>
  4031f0:	cmp	x9, x10
  4031f4:	b.eq	40323c <ferror@plt+0x185c>  // b.none
  4031f8:	add	x9, x9, #0x1
  4031fc:	ldrb	w11, [x0, x9]
  403200:	cmp	w11, #0x6e
  403204:	b.eq	403214 <ferror@plt+0x1834>  // b.none
  403208:	cmp	w11, #0x5c
  40320c:	b.eq	403218 <ferror@plt+0x1838>  // b.none
  403210:	b	40323c <ferror@plt+0x185c>
  403214:	mov	w11, #0xa                   	// #10
  403218:	add	x9, x9, #0x1
  40321c:	cmp	x9, x1
  403220:	strb	w11, [x8], #1
  403224:	b.cc	4031dc <ferror@plt+0x17fc>  // b.lo, b.ul, b.last
  403228:	add	x9, x0, x1
  40322c:	cmp	x8, x9
  403230:	b.cs	403238 <ferror@plt+0x1858>  // b.hs, b.nlast
  403234:	strb	wzr, [x8]
  403238:	ret
  40323c:	mov	x0, xzr
  403240:	ret
  403244:	stp	x29, x30, [sp, #-32]!
  403248:	stp	x20, x19, [sp, #16]
  40324c:	mov	x20, x1
  403250:	mov	w2, #0xf8                  	// #248
  403254:	mov	w1, wzr
  403258:	mov	x29, sp
  40325c:	mov	x19, x0
  403260:	bl	4017a0 <memset@plt>
  403264:	adrp	x9, 409000 <ferror@plt+0x7620>
  403268:	add	x9, x9, #0x450
  40326c:	ldp	q0, q3, [x9]
  403270:	ldp	q2, q1, [x9, #32]
  403274:	mov	x8, xzr
  403278:	add	x9, x20, #0x3
  40327c:	stp	q0, q3, [x19]
  403280:	stp	q2, q1, [x19, #32]
  403284:	add	x10, x9, x8
  403288:	ldr	x11, [x19, x8]
  40328c:	ldur	x10, [x10, #-3]
  403290:	eor	x10, x10, x11
  403294:	str	x10, [x19, x8]
  403298:	add	x8, x8, #0x8
  40329c:	cmp	x8, #0x40
  4032a0:	b.ne	403284 <ferror@plt+0x18a4>  // b.any
  4032a4:	ldrb	w8, [x20]
  4032a8:	mov	w0, wzr
  4032ac:	str	x8, [x19, #232]
  4032b0:	ldp	x20, x19, [sp, #16]
  4032b4:	ldp	x29, x30, [sp], #32
  4032b8:	ret
  4032bc:	sub	x8, x1, #0x1
  4032c0:	cmp	x8, #0x3f
  4032c4:	b.ls	4032d0 <ferror@plt+0x18f0>  // b.plast
  4032c8:	mov	w0, #0xffffffff            	// #-1
  4032cc:	ret
  4032d0:	sub	sp, sp, #0x50
  4032d4:	strb	w1, [sp]
  4032d8:	mov	w8, #0x100                 	// #256
  4032dc:	mov	w9, #0x1                   	// #1
  4032e0:	movi	v0.2d, #0x0
  4032e4:	mov	x1, sp
  4032e8:	stp	x29, x30, [sp, #64]
  4032ec:	add	x29, sp, #0x40
  4032f0:	sturh	w8, [sp, #1]
  4032f4:	strb	w9, [sp, #3]
  4032f8:	stur	q0, [sp, #4]
  4032fc:	stur	q0, [sp, #20]
  403300:	stur	q0, [sp, #36]
  403304:	str	q0, [sp, #48]
  403308:	bl	403244 <ferror@plt+0x1864>
  40330c:	ldp	x29, x30, [sp, #64]
  403310:	mov	w0, wzr
  403314:	add	sp, sp, #0x50
  403318:	ret
  40331c:	sub	sp, sp, #0xf0
  403320:	sub	x8, x1, #0x1
  403324:	cmp	x8, #0x3f
  403328:	stp	x29, x30, [sp, #192]
  40332c:	str	x21, [sp, #208]
  403330:	stp	x20, x19, [sp, #224]
  403334:	add	x29, sp, #0xc0
  403338:	b.ls	403344 <ferror@plt+0x1964>  // b.plast
  40333c:	mov	w0, #0xffffffff            	// #-1
  403340:	b	4033ec <ferror@plt+0x1a0c>
  403344:	mov	x21, x2
  403348:	mov	x19, x0
  40334c:	mov	w0, #0xffffffff            	// #-1
  403350:	cbz	x2, 4033ec <ferror@plt+0x1a0c>
  403354:	sub	x8, x3, #0x1
  403358:	mov	x20, x3
  40335c:	cmp	x8, #0x3f
  403360:	b.hi	4033ec <ferror@plt+0x1a0c>  // b.pmore
  403364:	sub	x8, x29, #0x40
  403368:	sturb	w1, [x29, #-64]
  40336c:	mov	w9, #0x101                 	// #257
  403370:	movi	v0.2d, #0x0
  403374:	sub	x1, x29, #0x40
  403378:	mov	x0, x19
  40337c:	sturb	w20, [x29, #-63]
  403380:	sturh	w9, [x29, #-62]
  403384:	stur	q0, [x8, #4]
  403388:	stur	q0, [x8, #20]
  40338c:	stur	q0, [x8, #36]
  403390:	stur	q0, [x29, #-16]
  403394:	bl	403244 <ferror@plt+0x1864>
  403398:	movi	v0.2d, #0x0
  40339c:	mov	x0, sp
  4033a0:	mov	w3, #0x80                  	// #128
  4033a4:	mov	x1, x21
  4033a8:	mov	x2, x20
  4033ac:	stp	q0, q0, [sp, #96]
  4033b0:	stp	q0, q0, [sp, #64]
  4033b4:	stp	q0, q0, [sp, #32]
  4033b8:	stp	q0, q0, [sp]
  4033bc:	bl	401710 <__memcpy_chk@plt>
  4033c0:	mov	x1, sp
  4033c4:	mov	w2, #0x80                  	// #128
  4033c8:	mov	x0, x19
  4033cc:	bl	403400 <ferror@plt+0x1a20>
  4033d0:	adrp	x8, 409000 <ferror@plt+0x7620>
  4033d4:	ldr	x8, [x8, #1168]
  4033d8:	mov	x0, sp
  4033dc:	mov	w2, #0x80                  	// #128
  4033e0:	mov	w1, wzr
  4033e4:	blr	x8
  4033e8:	mov	w0, wzr
  4033ec:	ldp	x20, x19, [sp, #224]
  4033f0:	ldr	x21, [sp, #208]
  4033f4:	ldp	x29, x30, [sp, #192]
  4033f8:	add	sp, sp, #0xf0
  4033fc:	ret
  403400:	cbz	x2, 403500 <ferror@plt+0x1b20>
  403404:	stp	x29, x30, [sp, #-64]!
  403408:	stp	x24, x23, [sp, #16]
  40340c:	stp	x22, x21, [sp, #32]
  403410:	stp	x20, x19, [sp, #48]
  403414:	ldr	x24, [x0, #224]
  403418:	mov	w8, #0x80                  	// #128
  40341c:	mov	x21, x2
  403420:	mov	x20, x1
  403424:	sub	x22, x8, x24
  403428:	mov	x19, x0
  40342c:	cmp	x22, x2
  403430:	mov	x29, sp
  403434:	b.cs	4034cc <ferror@plt+0x1aec>  // b.hs, b.nlast
  403438:	add	x23, x19, #0x60
  40343c:	add	x0, x23, x24
  403440:	mov	x1, x20
  403444:	mov	x2, x22
  403448:	str	xzr, [x19, #224]
  40344c:	bl	401620 <memcpy@plt>
  403450:	ldp	x8, x9, [x19, #64]
  403454:	mov	x0, x19
  403458:	mov	x1, x23
  40345c:	cmn	x8, #0x81
  403460:	add	x10, x8, #0x80
  403464:	cinc	x8, x9, hi  // hi = pmore
  403468:	stp	x10, x8, [x19, #64]
  40346c:	bl	403508 <ferror@plt+0x1b28>
  403470:	sub	x23, x21, x22
  403474:	cmp	x23, #0x81
  403478:	add	x20, x20, x22
  40347c:	b.cc	4034c8 <ferror@plt+0x1ae8>  // b.lo, b.ul, b.last
  403480:	add	x21, x24, x21
  403484:	sub	x8, x21, #0x101
  403488:	and	x22, x8, #0xffffffffffffff80
  40348c:	ldp	x8, x9, [x19, #64]
  403490:	mov	x0, x19
  403494:	mov	x1, x20
  403498:	cmn	x8, #0x81
  40349c:	add	x10, x8, #0x80
  4034a0:	cinc	x8, x9, hi  // hi = pmore
  4034a4:	stp	x10, x8, [x19, #64]
  4034a8:	bl	403508 <ferror@plt+0x1b28>
  4034ac:	sub	x23, x23, #0x80
  4034b0:	cmp	x23, #0x80
  4034b4:	add	x20, x20, #0x80
  4034b8:	b.hi	40348c <ferror@plt+0x1aac>  // b.pmore
  4034bc:	sub	x8, x21, x22
  4034c0:	sub	x21, x8, #0x100
  4034c4:	b	4034cc <ferror@plt+0x1aec>
  4034c8:	mov	x21, x23
  4034cc:	ldr	x8, [x19, #224]
  4034d0:	mov	x1, x20
  4034d4:	mov	x2, x21
  4034d8:	add	x8, x19, x8
  4034dc:	add	x0, x8, #0x60
  4034e0:	bl	401620 <memcpy@plt>
  4034e4:	ldr	x8, [x19, #224]
  4034e8:	add	x8, x8, x21
  4034ec:	str	x8, [x19, #224]
  4034f0:	ldp	x20, x19, [sp, #48]
  4034f4:	ldp	x22, x21, [sp, #32]
  4034f8:	ldp	x24, x23, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #64
  403500:	mov	w0, wzr
  403504:	ret
  403508:	stp	x29, x30, [sp, #-96]!
  40350c:	stp	x28, x27, [sp, #16]
  403510:	stp	x26, x25, [sp, #32]
  403514:	stp	x24, x23, [sp, #48]
  403518:	stp	x22, x21, [sp, #64]
  40351c:	stp	x20, x19, [sp, #80]
  403520:	sub	sp, sp, #0x1b0
  403524:	mov	x8, xzr
  403528:	add	x9, x1, #0x3
  40352c:	add	x10, sp, #0x130
  403530:	add	x11, x9, x8
  403534:	ldur	x11, [x11, #-3]
  403538:	str	x11, [x10, x8]
  40353c:	add	x8, x8, #0x8
  403540:	cmp	x8, #0x80
  403544:	b.ne	403530 <ferror@plt+0x1b50>  // b.any
  403548:	ldr	x9, [sp, #304]
  40354c:	ldp	q0, q1, [x0]
  403550:	ldp	q2, q3, [x0, #32]
  403554:	mov	x15, #0xf82b                	// #63531
  403558:	str	x9, [sp, #120]
  40355c:	ldr	x9, [sp, #328]
  403560:	mov	x14, #0x36f1                	// #14065
  403564:	ldp	x4, x10, [sp, #312]
  403568:	ldp	x2, x13, [sp, #352]
  40356c:	str	x9, [sp, #104]
  403570:	ldr	x9, [sp, #368]
  403574:	ldr	x3, [sp, #344]
  403578:	movk	x15, #0xfe94, lsl #16
  40357c:	movk	x14, #0x5f1d, lsl #16
  403580:	str	x9, [sp, #96]
  403584:	ldp	x20, x9, [sp, #328]
  403588:	movk	x15, #0xf372, lsl #32
  40358c:	movk	x14, #0xf53a, lsl #32
  403590:	stp	q2, q3, [sp, #208]
  403594:	stp	q0, q1, [sp, #176]
  403598:	movk	x15, #0x3c6e, lsl #48
  40359c:	movk	x14, #0xa54f, lsl #48
  4035a0:	ldp	x26, x7, [sp, #176]
  4035a4:	ldp	x23, x24, [sp, #208]
  4035a8:	str	x10, [sp, #144]
  4035ac:	ldr	x28, [sp, #304]
  4035b0:	stp	x3, x13, [sp, #152]
  4035b4:	str	x9, [sp, #88]
  4035b8:	stp	x15, x14, [sp, #256]
  4035bc:	ldp	x9, x22, [x0, #64]
  4035c0:	mov	x5, #0x2179                	// #8569
  4035c4:	mov	x11, #0x82d1                	// #33489
  4035c8:	ldp	x27, x25, [x0, #80]
  4035cc:	movk	x5, #0x137e, lsl #16
  4035d0:	movk	x11, #0xade6, lsl #16
  4035d4:	add	x26, x23, x26
  4035d8:	movk	x5, #0xcd19, lsl #32
  4035dc:	movk	x11, #0x527f, lsl #32
  4035e0:	add	x28, x26, x28
  4035e4:	add	x7, x24, x7
  4035e8:	movk	x5, #0x5be0, lsl #48
  4035ec:	movk	x11, #0x510e, lsl #48
  4035f0:	add	x7, x7, x10
  4035f4:	eor	x9, x9, x28
  4035f8:	ldp	x29, x30, [sp, #192]
  4035fc:	eor	x5, x25, x5
  403600:	ldp	x25, x26, [sp, #224]
  403604:	eor	x10, x22, x7
  403608:	add	x20, x20, x7
  40360c:	eor	x7, x9, x11
  403610:	ldp	x9, x22, [sp, #328]
  403614:	mov	x18, #0x6c1f                	// #27679
  403618:	movk	x18, #0x2b3e, lsl #16
  40361c:	mov	x1, #0xbd6b                	// #48491
  403620:	movk	x18, #0x688c, lsl #32
  403624:	movk	x1, #0xfb41, lsl #16
  403628:	str	x9, [sp, #80]
  40362c:	add	x9, x25, x29
  403630:	add	x29, x26, x30
  403634:	mov	x16, #0xc908                	// #51464
  403638:	movk	x18, #0x9b05, lsl #48
  40363c:	movk	x1, #0xd9ab, lsl #32
  403640:	add	x9, x9, x22
  403644:	add	x29, x29, x2
  403648:	movk	x16, #0xf3bc, lsl #16
  40364c:	mov	x17, #0xa73b                	// #42811
  403650:	movk	x1, #0x1f83, lsl #48
  403654:	eor	x27, x27, x9
  403658:	eor	x10, x10, x18
  40365c:	eor	x18, x29, x5
  403660:	movk	x16, #0xe667, lsl #32
  403664:	movk	x17, #0x84ca, lsl #16
  403668:	eor	x1, x27, x1
  40366c:	ror	x27, x18, #32
  403670:	movk	x16, #0x6a09, lsl #48
  403674:	movk	x17, #0xae85, lsl #32
  403678:	add	x14, x27, x14
  40367c:	ror	x27, x7, #32
  403680:	movk	x17, #0xbb67, lsl #48
  403684:	add	x27, x27, x16
  403688:	ror	x30, x10, #32
  40368c:	eor	x26, x14, x26
  403690:	add	x9, x3, x9
  403694:	add	x29, x13, x29
  403698:	add	x30, x30, x17
  40369c:	ror	x17, x1, #32
  4036a0:	eor	x23, x27, x23
  4036a4:	ror	x3, x26, #24
  4036a8:	add	x28, x4, x28
  4036ac:	add	x17, x17, x15
  4036b0:	eor	x24, x30, x24
  4036b4:	add	x3, x29, x3
  4036b8:	ror	x29, x23, #24
  4036bc:	eor	x25, x17, x25
  4036c0:	add	x28, x28, x29
  4036c4:	ror	x29, x24, #24
  4036c8:	add	x20, x20, x29
  4036cc:	ror	x29, x25, #24
  4036d0:	add	x9, x9, x29
  4036d4:	eor	x18, x3, x18, ror #32
  4036d8:	eor	x7, x28, x7, ror #32
  4036dc:	eor	x12, x9, x1, ror #32
  4036e0:	ror	x1, x18, #16
  4036e4:	eor	x29, x20, x10, ror #32
  4036e8:	add	x14, x1, x14
  4036ec:	ror	x1, x7, #16
  4036f0:	add	x27, x1, x27
  4036f4:	str	x1, [sp, #272]
  4036f8:	ror	x1, x29, #16
  4036fc:	str	x1, [sp, #280]
  403700:	add	x30, x1, x30
  403704:	ror	x1, x12, #16
  403708:	stp	x1, x5, [sp, #288]
  40370c:	eor	x5, x14, x26, ror #24
  403710:	ldr	x19, [sp, #368]
  403714:	add	x17, x1, x17
  403718:	eor	x24, x30, x24, ror #24
  40371c:	ror	x1, x5, #63
  403720:	stp	x9, x3, [sp, #192]
  403724:	add	x9, x1, x9
  403728:	ror	x1, x24, #63
  40372c:	eor	x26, x27, x23, ror #24
  403730:	add	x1, x1, x28
  403734:	str	x28, [sp, #176]
  403738:	ldp	x10, x28, [sp, #376]
  40373c:	eor	x15, x17, x25, ror #24
  403740:	ror	x23, x26, #63
  403744:	ror	x25, x15, #63
  403748:	str	x23, [sp, #208]
  40374c:	add	x3, x3, x23
  403750:	add	x23, x1, x19
  403754:	str	x20, [sp, #184]
  403758:	add	x20, x25, x20
  40375c:	eor	x18, x23, x18, ror #16
  403760:	ror	x25, x18, #32
  403764:	add	x20, x20, x28
  403768:	add	x17, x25, x17
  40376c:	eor	x7, x20, x7, ror #16
  403770:	ldp	x25, x16, [sp, #400]
  403774:	ror	x21, x7, #32
  403778:	add	x21, x21, x14
  40377c:	ldp	x13, x14, [sp, #408]
  403780:	add	x9, x9, x25
  403784:	str	x10, [sp, #64]
  403788:	eor	x10, x9, x29, ror #16
  40378c:	ror	x29, x10, #32
  403790:	add	x3, x3, x14
  403794:	add	x11, x29, x27
  403798:	str	x13, [sp, #72]
  40379c:	eor	x13, x3, x12, ror #16
  4037a0:	stp	x27, x30, [sp, #240]
  4037a4:	ror	x27, x13, #32
  4037a8:	eor	x5, x11, x5, ror #63
  4037ac:	mov	x1, x14
  4037b0:	str	x14, [sp, #168]
  4037b4:	add	x30, x27, x30
  4037b8:	add	x9, x16, x9
  4037bc:	ldr	x14, [sp, #376]
  4037c0:	ror	x27, x5, #24
  4037c4:	str	x0, [sp, #112]
  4037c8:	add	x0, x9, x27
  4037cc:	ldr	x9, [sp, #376]
  4037d0:	eor	x12, x17, x24, ror #63
  4037d4:	mov	x29, x16
  4037d8:	add	x16, x14, x23
  4037dc:	ror	x24, x12, #24
  4037e0:	str	x9, [sp, #48]
  4037e4:	add	x9, x16, x24
  4037e8:	ldr	x16, [sp, #392]
  4037ec:	ldr	x6, [sp, #392]
  4037f0:	eor	x15, x21, x15, ror #63
  4037f4:	eor	x10, x0, x10, ror #32
  4037f8:	str	x16, [sp, #56]
  4037fc:	ldr	x16, [sp, #424]
  403800:	add	x20, x6, x20
  403804:	mov	x23, x6
  403808:	ror	x6, x15, #24
  40380c:	add	x6, x20, x6
  403810:	eor	x20, x30, x26, ror #63
  403814:	add	x3, x16, x3
  403818:	ror	x26, x20, #24
  40381c:	add	x3, x3, x26
  403820:	ror	x26, x10, #16
  403824:	eor	x18, x9, x18, ror #32
  403828:	add	x11, x26, x11
  40382c:	ror	x26, x18, #16
  403830:	eor	x7, x6, x7, ror #32
  403834:	str	x26, [sp, #296]
  403838:	add	x17, x26, x17
  40383c:	ror	x26, x7, #16
  403840:	eor	x13, x3, x13, ror #32
  403844:	add	x21, x26, x21
  403848:	ror	x26, x13, #16
  40384c:	add	x26, x26, x30
  403850:	eor	x20, x26, x20, ror #24
  403854:	str	x9, [sp, #176]
  403858:	add	x9, x1, x9
  40385c:	ror	x30, x20, #63
  403860:	eor	x12, x17, x12, ror #24
  403864:	add	x9, x9, x30
  403868:	ror	x30, x12, #63
  40386c:	eor	x15, x21, x15, ror #24
  403870:	str	x30, [sp, #216]
  403874:	add	x22, x30, x22
  403878:	ror	x30, x15, #63
  40387c:	eor	x5, x11, x5, ror #24
  403880:	str	x30, [sp, #224]
  403884:	add	x14, x30, x14
  403888:	ror	x30, x5, #63
  40388c:	str	x30, [sp, #232]
  403890:	add	x30, x30, x29
  403894:	add	x3, x30, x3
  403898:	add	x14, x14, x0
  40389c:	eor	x0, x9, x7, ror #16
  4038a0:	add	x6, x22, x6
  4038a4:	ror	x7, x0, #32
  4038a8:	eor	x18, x3, x18, ror #16
  4038ac:	add	x11, x7, x11
  4038b0:	ror	x7, x18, #32
  4038b4:	eor	x10, x6, x10, ror #16
  4038b8:	eor	x13, x14, x13, ror #16
  4038bc:	stp	x17, x21, [sp, #256]
  4038c0:	add	x7, x7, x21
  4038c4:	ror	x21, x10, #32
  4038c8:	ror	x22, x13, #32
  4038cc:	eor	x20, x11, x20, ror #63
  4038d0:	add	x21, x26, x21
  4038d4:	add	x17, x22, x17
  4038d8:	add	x9, x9, x28
  4038dc:	ror	x22, x20, #24
  4038e0:	eor	x5, x7, x5, ror #63
  4038e4:	add	x9, x9, x22
  4038e8:	add	x3, x3, x2
  4038ec:	ror	x22, x5, #24
  4038f0:	eor	x12, x21, x12, ror #63
  4038f4:	add	x3, x3, x22
  4038f8:	add	x6, x6, x19
  4038fc:	ror	x22, x12, #24
  403900:	eor	x15, x17, x15, ror #63
  403904:	add	x6, x6, x22
  403908:	add	x14, x16, x14
  40390c:	ror	x22, x15, #24
  403910:	eor	x0, x9, x0, ror #32
  403914:	add	x14, x14, x22
  403918:	ror	x22, x0, #16
  40391c:	eor	x18, x3, x18, ror #32
  403920:	str	x22, [sp, #272]
  403924:	add	x11, x22, x11
  403928:	ror	x22, x18, #16
  40392c:	eor	x10, x6, x10, ror #32
  403930:	ldr	x24, [sp, #152]
  403934:	add	x7, x22, x7
  403938:	ror	x22, x10, #16
  40393c:	eor	x13, x14, x13, ror #32
  403940:	str	x22, [sp, #280]
  403944:	add	x21, x22, x21
  403948:	ror	x22, x13, #16
  40394c:	eor	x5, x7, x5, ror #24
  403950:	str	x22, [sp, #288]
  403954:	add	x17, x22, x17
  403958:	add	x14, x14, x23
  40395c:	ror	x22, x5, #63
  403960:	eor	x20, x11, x20, ror #24
  403964:	add	x14, x14, x22
  403968:	add	x3, x3, x24
  40396c:	ror	x22, x20, #63
  403970:	eor	x15, x17, x15, ror #24
  403974:	str	x22, [sp, #208]
  403978:	add	x3, x3, x22
  40397c:	ror	x22, x15, #63
  403980:	eor	x12, x21, x12, ror #24
  403984:	ldr	x30, [sp, #120]
  403988:	add	x6, x22, x6
  40398c:	ror	x22, x12, #63
  403990:	add	x22, x22, x4
  403994:	eor	x10, x14, x10, ror #16
  403998:	str	x2, [sp, #128]
  40399c:	mov	x2, x4
  4039a0:	add	x9, x22, x9
  4039a4:	ror	x22, x10, #32
  4039a8:	eor	x13, x3, x13, ror #16
  4039ac:	ldr	x4, [sp, #160]
  4039b0:	stp	x11, x21, [sp, #240]
  4039b4:	add	x11, x22, x11
  4039b8:	ror	x22, x13, #32
  4039bc:	eor	x18, x9, x18, ror #16
  4039c0:	add	x6, x6, x30
  4039c4:	add	x21, x22, x21
  4039c8:	ror	x22, x18, #32
  4039cc:	eor	x0, x6, x0, ror #16
  4039d0:	mov	x1, x16
  4039d4:	str	x16, [sp, #40]
  4039d8:	add	x17, x22, x17
  4039dc:	ror	x22, x0, #32
  4039e0:	eor	x5, x11, x5, ror #63
  4039e4:	ldr	x16, [sp, #144]
  4039e8:	ldr	x26, [sp, #104]
  4039ec:	add	x7, x22, x7
  4039f0:	add	x14, x14, x4
  4039f4:	ror	x22, x5, #24
  4039f8:	eor	x20, x21, x20, ror #63
  4039fc:	add	x14, x14, x22
  403a00:	ror	x22, x20, #24
  403a04:	eor	x12, x17, x12, ror #63
  403a08:	add	x3, x22, x3
  403a0c:	add	x9, x9, x25
  403a10:	ror	x22, x12, #24
  403a14:	eor	x15, x7, x15, ror #63
  403a18:	add	x9, x9, x22
  403a1c:	add	x6, x6, x16
  403a20:	ror	x22, x15, #24
  403a24:	eor	x10, x14, x10, ror #32
  403a28:	add	x3, x3, x26
  403a2c:	add	x6, x6, x22
  403a30:	ror	x22, x10, #16
  403a34:	eor	x13, x3, x13, ror #32
  403a38:	add	x11, x22, x11
  403a3c:	ror	x22, x13, #16
  403a40:	eor	x18, x9, x18, ror #32
  403a44:	add	x21, x22, x21
  403a48:	ror	x22, x18, #16
  403a4c:	eor	x0, x6, x0, ror #32
  403a50:	str	x22, [sp, #296]
  403a54:	add	x17, x22, x17
  403a58:	ror	x22, x0, #16
  403a5c:	eor	x20, x21, x20, ror #24
  403a60:	add	x7, x22, x7
  403a64:	add	x9, x9, x23
  403a68:	ror	x22, x20, #63
  403a6c:	eor	x5, x11, x5, ror #24
  403a70:	add	x9, x9, x22
  403a74:	ror	x22, x5, #63
  403a78:	str	x22, [sp, #232]
  403a7c:	add	x22, x22, x1
  403a80:	eor	x15, x7, x15, ror #24
  403a84:	add	x3, x22, x3
  403a88:	add	x14, x14, x24
  403a8c:	ror	x22, x15, #63
  403a90:	eor	x12, x17, x12, ror #24
  403a94:	str	x22, [sp, #224]
  403a98:	add	x14, x14, x22
  403a9c:	ror	x22, x12, #63
  403aa0:	eor	x0, x9, x0, ror #16
  403aa4:	str	x22, [sp, #216]
  403aa8:	add	x22, x22, x25
  403aac:	add	x6, x22, x6
  403ab0:	ror	x22, x0, #32
  403ab4:	eor	x18, x3, x18, ror #16
  403ab8:	add	x11, x22, x11
  403abc:	ror	x22, x18, #32
  403ac0:	eor	x13, x14, x13, ror #16
  403ac4:	eor	x10, x6, x10, ror #16
  403ac8:	stp	x17, x7, [sp, #256]
  403acc:	add	x7, x22, x7
  403ad0:	ror	x22, x13, #32
  403ad4:	mov	x27, x19
  403ad8:	add	x17, x22, x17
  403adc:	ror	x22, x10, #32
  403ae0:	eor	x20, x11, x20, ror #63
  403ae4:	add	x9, x9, x27
  403ae8:	add	x21, x21, x22
  403aec:	ror	x22, x20, #24
  403af0:	eor	x5, x7, x5, ror #63
  403af4:	add	x9, x9, x22
  403af8:	add	x3, x3, x29
  403afc:	ror	x22, x5, #24
  403b00:	eor	x15, x17, x15, ror #63
  403b04:	add	x3, x3, x22
  403b08:	add	x14, x14, x16
  403b0c:	ror	x22, x15, #24
  403b10:	eor	x12, x21, x12, ror #63
  403b14:	add	x6, x6, x30
  403b18:	add	x14, x14, x22
  403b1c:	ror	x22, x12, #24
  403b20:	eor	x0, x9, x0, ror #32
  403b24:	add	x6, x6, x22
  403b28:	ror	x22, x0, #16
  403b2c:	eor	x18, x3, x18, ror #32
  403b30:	str	x22, [sp, #272]
  403b34:	add	x11, x22, x11
  403b38:	ror	x22, x18, #16
  403b3c:	eor	x13, x14, x13, ror #32
  403b40:	add	x7, x22, x7
  403b44:	ror	x22, x13, #16
  403b48:	eor	x10, x6, x10, ror #32
  403b4c:	str	x22, [sp, #288]
  403b50:	add	x17, x22, x17
  403b54:	ror	x22, x10, #16
  403b58:	eor	x5, x7, x5, ror #24
  403b5c:	str	x22, [sp, #280]
  403b60:	add	x21, x22, x21
  403b64:	add	x14, x14, x4
  403b68:	ror	x22, x5, #63
  403b6c:	eor	x20, x11, x20, ror #24
  403b70:	add	x14, x14, x22
  403b74:	ror	x22, x20, #63
  403b78:	eor	x15, x17, x15, ror #24
  403b7c:	str	x22, [sp, #208]
  403b80:	add	x3, x22, x3
  403b84:	add	x6, x6, x26
  403b88:	ror	x22, x15, #63
  403b8c:	eor	x12, x21, x12, ror #24
  403b90:	add	x6, x6, x22
  403b94:	ror	x22, x12, #63
  403b98:	ldr	x16, [sp, #48]
  403b9c:	add	x22, x22, x28
  403ba0:	eor	x10, x14, x10, ror #16
  403ba4:	add	x9, x22, x9
  403ba8:	ror	x22, x10, #32
  403bac:	eor	x0, x6, x0, ror #16
  403bb0:	stp	x11, x21, [sp, #240]
  403bb4:	add	x11, x22, x11
  403bb8:	ror	x22, x0, #32
  403bbc:	add	x7, x22, x7
  403bc0:	add	x22, x3, x16
  403bc4:	eor	x13, x22, x13, ror #16
  403bc8:	mov	x19, x23
  403bcc:	str	x23, [sp, #24]
  403bd0:	ror	x3, x13, #32
  403bd4:	eor	x18, x9, x18, ror #16
  403bd8:	ldr	x23, [sp, #128]
  403bdc:	add	x21, x3, x21
  403be0:	ror	x3, x18, #32
  403be4:	eor	x5, x11, x5, ror #63
  403be8:	add	x17, x3, x17
  403bec:	add	x14, x14, x2
  403bf0:	ror	x3, x5, #24
  403bf4:	add	x14, x14, x3
  403bf8:	add	x3, x6, x23
  403bfc:	ldr	x6, [sp, #336]
  403c00:	eor	x10, x14, x10, ror #32
  403c04:	add	x14, x14, x29
  403c08:	ldr	x29, [sp, #168]
  403c0c:	eor	x15, x7, x15, ror #63
  403c10:	mov	x27, x25
  403c14:	str	x25, [sp, #136]
  403c18:	mov	x25, x4
  403c1c:	mov	x4, x26
  403c20:	ror	x26, x15, #24
  403c24:	add	x26, x3, x26
  403c28:	eor	x20, x21, x20, ror #63
  403c2c:	eor	x12, x17, x12, ror #63
  403c30:	add	x22, x6, x22
  403c34:	ror	x30, x20, #24
  403c38:	eor	x0, x26, x0, ror #32
  403c3c:	add	x1, x26, x4
  403c40:	add	x9, x9, x29
  403c44:	ror	x26, x12, #24
  403c48:	add	x22, x22, x30
  403c4c:	add	x9, x9, x26
  403c50:	ror	x26, x10, #16
  403c54:	add	x11, x26, x11
  403c58:	ror	x26, x0, #16
  403c5c:	eor	x13, x22, x13, ror #32
  403c60:	add	x7, x26, x7
  403c64:	ror	x26, x13, #16
  403c68:	add	x21, x26, x21
  403c6c:	eor	x18, x9, x18, ror #32
  403c70:	ror	x26, x18, #16
  403c74:	eor	x20, x21, x20, ror #24
  403c78:	str	x26, [sp, #296]
  403c7c:	add	x17, x26, x17
  403c80:	add	x9, x9, x25
  403c84:	ror	x26, x20, #63
  403c88:	eor	x15, x7, x15, ror #24
  403c8c:	add	x9, x9, x26
  403c90:	ror	x26, x15, #63
  403c94:	eor	x5, x11, x5, ror #24
  403c98:	str	x26, [sp, #224]
  403c9c:	add	x14, x14, x26
  403ca0:	ror	x26, x5, #63
  403ca4:	str	x26, [sp, #232]
  403ca8:	add	x26, x26, x19
  403cac:	eor	x12, x17, x12, ror #24
  403cb0:	add	x22, x26, x22
  403cb4:	ror	x26, x12, #63
  403cb8:	eor	x0, x9, x0, ror #16
  403cbc:	str	x26, [sp, #216]
  403cc0:	add	x1, x1, x26
  403cc4:	ror	x26, x0, #32
  403cc8:	eor	x13, x14, x13, ror #16
  403ccc:	add	x11, x26, x11
  403cd0:	ror	x26, x13, #32
  403cd4:	eor	x18, x22, x18, ror #16
  403cd8:	stp	x17, x7, [sp, #256]
  403cdc:	add	x17, x26, x17
  403ce0:	ror	x26, x18, #32
  403ce4:	eor	x10, x1, x10, ror #16
  403ce8:	add	x7, x26, x7
  403cec:	ror	x26, x10, #32
  403cf0:	eor	x20, x11, x20, ror #63
  403cf4:	add	x21, x21, x26
  403cf8:	add	x9, x9, x16
  403cfc:	ror	x26, x20, #24
  403d00:	eor	x15, x17, x15, ror #63
  403d04:	add	x9, x9, x26
  403d08:	add	x14, x14, x27
  403d0c:	ror	x26, x15, #24
  403d10:	eor	x5, x7, x5, ror #63
  403d14:	mov	x24, x2
  403d18:	add	x14, x14, x26
  403d1c:	add	x22, x22, x29
  403d20:	ror	x26, x5, #24
  403d24:	eor	x12, x21, x12, ror #63
  403d28:	add	x22, x22, x26
  403d2c:	add	x1, x1, x24
  403d30:	ror	x26, x12, #24
  403d34:	eor	x0, x9, x0, ror #32
  403d38:	mov	x3, x16
  403d3c:	add	x1, x1, x26
  403d40:	ror	x26, x0, #16
  403d44:	eor	x13, x14, x13, ror #32
  403d48:	ldp	x19, x16, [sp, #144]
  403d4c:	str	x26, [sp, #272]
  403d50:	add	x11, x26, x11
  403d54:	ror	x26, x13, #16
  403d58:	eor	x18, x22, x18, ror #32
  403d5c:	str	x26, [sp, #288]
  403d60:	add	x17, x26, x17
  403d64:	ror	x26, x18, #16
  403d68:	eor	x10, x1, x10, ror #32
  403d6c:	ldr	x25, [sp, #40]
  403d70:	add	x7, x26, x7
  403d74:	ror	x26, x10, #16
  403d78:	eor	x15, x17, x15, ror #24
  403d7c:	str	x26, [sp, #280]
  403d80:	add	x21, x26, x21
  403d84:	add	x1, x1, x16
  403d88:	ror	x26, x15, #63
  403d8c:	eor	x5, x7, x5, ror #24
  403d90:	add	x1, x1, x26
  403d94:	add	x14, x14, x6
  403d98:	ror	x26, x5, #63
  403d9c:	eor	x20, x11, x20, ror #24
  403da0:	add	x14, x14, x26
  403da4:	add	x22, x22, x25
  403da8:	ror	x26, x20, #63
  403dac:	eor	x12, x21, x12, ror #24
  403db0:	str	x26, [sp, #208]
  403db4:	add	x22, x22, x26
  403db8:	ror	x26, x12, #63
  403dbc:	add	x26, x26, x19
  403dc0:	eor	x0, x1, x0, ror #16
  403dc4:	add	x9, x26, x9
  403dc8:	ror	x26, x0, #32
  403dcc:	eor	x10, x14, x10, ror #16
  403dd0:	add	x7, x26, x7
  403dd4:	ror	x26, x10, #32
  403dd8:	eor	x13, x22, x13, ror #16
  403ddc:	stp	x11, x21, [sp, #240]
  403de0:	add	x11, x26, x11
  403de4:	ror	x26, x13, #32
  403de8:	eor	x18, x9, x18, ror #16
  403dec:	add	x21, x26, x21
  403df0:	ror	x26, x18, #32
  403df4:	eor	x15, x7, x15, ror #63
  403df8:	ldr	x30, [sp, #304]
  403dfc:	add	x17, x26, x17
  403e00:	add	x1, x1, x28
  403e04:	ror	x26, x15, #24
  403e08:	eor	x5, x11, x5, ror #63
  403e0c:	ldr	x4, [sp, #96]
  403e10:	str	x2, [sp, #32]
  403e14:	ldr	x2, [sp, #336]
  403e18:	add	x1, x1, x26
  403e1c:	ror	x26, x5, #24
  403e20:	eor	x20, x21, x20, ror #63
  403e24:	add	x14, x26, x14
  403e28:	ror	x26, x20, #24
  403e2c:	add	x22, x26, x22
  403e30:	add	x14, x14, x30
  403e34:	eor	x12, x17, x12, ror #63
  403e38:	eor	x10, x14, x10, ror #32
  403e3c:	add	x22, x22, x4
  403e40:	str	x2, [sp, #120]
  403e44:	mov	x2, x28
  403e48:	str	x28, [sp, #16]
  403e4c:	add	x9, x9, x23
  403e50:	ror	x26, x12, #24
  403e54:	ror	x28, x10, #16
  403e58:	eor	x13, x22, x13, ror #32
  403e5c:	add	x26, x9, x26
  403e60:	eor	x0, x1, x0, ror #32
  403e64:	add	x11, x28, x11
  403e68:	ror	x28, x13, #16
  403e6c:	ror	x9, x0, #16
  403e70:	add	x21, x28, x21
  403e74:	eor	x18, x26, x18, ror #32
  403e78:	add	x7, x9, x7
  403e7c:	ror	x27, x18, #16
  403e80:	eor	x20, x21, x20, ror #24
  403e84:	add	x26, x26, x3
  403e88:	str	x27, [sp, #296]
  403e8c:	add	x17, x27, x17
  403e90:	ror	x27, x20, #63
  403e94:	eor	x15, x7, x15, ror #24
  403e98:	add	x26, x26, x27
  403e9c:	ror	x27, x15, #63
  403ea0:	str	x27, [sp, #224]
  403ea4:	add	x27, x27, x19
  403ea8:	add	x14, x27, x14
  403eac:	eor	x5, x11, x5, ror #24
  403eb0:	eor	x13, x14, x13, ror #16
  403eb4:	add	x14, x14, x6
  403eb8:	ror	x6, x5, #63
  403ebc:	str	x6, [sp, #232]
  403ec0:	add	x6, x6, x2
  403ec4:	eor	x12, x17, x12, ror #24
  403ec8:	add	x6, x6, x22
  403ecc:	add	x1, x1, x16
  403ed0:	ror	x22, x12, #63
  403ed4:	eor	x0, x26, x0, ror #16
  403ed8:	str	x22, [sp, #216]
  403edc:	add	x1, x1, x22
  403ee0:	ror	x22, x0, #32
  403ee4:	add	x11, x22, x11
  403ee8:	ror	x22, x13, #32
  403eec:	eor	x18, x6, x18, ror #16
  403ef0:	stp	x17, x7, [sp, #256]
  403ef4:	add	x17, x22, x17
  403ef8:	ror	x22, x18, #32
  403efc:	eor	x10, x1, x10, ror #16
  403f00:	mov	x24, x23
  403f04:	mov	x23, x19
  403f08:	add	x7, x22, x7
  403f0c:	ror	x22, x10, #32
  403f10:	eor	x20, x11, x20, ror #63
  403f14:	ldr	x19, [sp, #160]
  403f18:	add	x21, x21, x22
  403f1c:	add	x22, x26, x30
  403f20:	ror	x26, x20, #24
  403f24:	eor	x15, x17, x15, ror #63
  403f28:	add	x22, x22, x26
  403f2c:	ror	x26, x15, #24
  403f30:	eor	x5, x7, x5, ror #63
  403f34:	add	x14, x14, x26
  403f38:	add	x6, x6, x25
  403f3c:	ror	x26, x5, #24
  403f40:	eor	x12, x21, x12, ror #63
  403f44:	add	x6, x6, x26
  403f48:	add	x1, x1, x19
  403f4c:	ror	x26, x12, #24
  403f50:	eor	x0, x22, x0, ror #32
  403f54:	add	x1, x1, x26
  403f58:	ror	x26, x0, #16
  403f5c:	eor	x13, x14, x13, ror #32
  403f60:	ldr	x2, [sp, #24]
  403f64:	str	x26, [sp, #272]
  403f68:	add	x11, x26, x11
  403f6c:	ror	x26, x13, #16
  403f70:	eor	x18, x6, x18, ror #32
  403f74:	str	x26, [sp, #288]
  403f78:	add	x17, x26, x17
  403f7c:	ror	x26, x18, #16
  403f80:	eor	x10, x1, x10, ror #32
  403f84:	add	x7, x26, x7
  403f88:	ror	x26, x10, #16
  403f8c:	eor	x15, x17, x15, ror #24
  403f90:	str	x26, [sp, #280]
  403f94:	add	x21, x26, x21
  403f98:	add	x1, x1, x2
  403f9c:	ror	x26, x15, #63
  403fa0:	ldr	x9, [sp, #304]
  403fa4:	add	x1, x1, x26
  403fa8:	eor	x26, x11, x20, ror #24
  403fac:	ror	x20, x26, #63
  403fb0:	eor	x5, x7, x5, ror #24
  403fb4:	str	x20, [sp, #208]
  403fb8:	add	x20, x20, x6
  403fbc:	add	x14, x14, x24
  403fc0:	ror	x6, x5, #63
  403fc4:	eor	x12, x21, x12, ror #24
  403fc8:	ldr	x27, [sp, #328]
  403fcc:	add	x14, x14, x6
  403fd0:	ror	x6, x12, #63
  403fd4:	str	x9, [sp, #104]
  403fd8:	add	x6, x6, x29
  403fdc:	eor	x0, x1, x0, ror #16
  403fe0:	ldr	x9, [sp, #328]
  403fe4:	add	x22, x6, x22
  403fe8:	ror	x6, x0, #32
  403fec:	eor	x10, x14, x10, ror #16
  403ff0:	add	x7, x6, x7
  403ff4:	ror	x6, x10, #32
  403ff8:	add	x28, x20, x27
  403ffc:	ldr	x3, [sp, #136]
  404000:	stp	x11, x21, [sp, #240]
  404004:	add	x11, x6, x11
  404008:	eor	x13, x28, x13, ror #16
  40400c:	ldr	x6, [sp, #408]
  404010:	str	x9, [sp, #48]
  404014:	ror	x20, x13, #32
  404018:	eor	x18, x22, x18, ror #16
  40401c:	ldr	x9, [sp, #32]
  404020:	add	x21, x20, x21
  404024:	ror	x20, x18, #32
  404028:	eor	x15, x7, x15, ror #63
  40402c:	add	x17, x20, x17
  404030:	add	x1, x1, x3
  404034:	ror	x20, x15, #24
  404038:	eor	x5, x11, x5, ror #63
  40403c:	eor	x26, x21, x26, ror #63
  404040:	mov	x16, x24
  404044:	add	x1, x1, x20
  404048:	add	x14, x14, x4
  40404c:	ror	x20, x5, #24
  404050:	add	x28, x6, x28
  404054:	ror	x24, x26, #24
  404058:	eor	x12, x17, x12, ror #63
  40405c:	add	x14, x14, x20
  404060:	add	x24, x28, x24
  404064:	add	x22, x22, x9
  404068:	ror	x28, x12, #24
  40406c:	eor	x0, x1, x0, ror #32
  404070:	eor	x10, x14, x10, ror #32
  404074:	add	x22, x22, x28
  404078:	ror	x28, x0, #16
  40407c:	add	x7, x28, x7
  404080:	ror	x28, x10, #16
  404084:	eor	x13, x24, x13, ror #32
  404088:	add	x11, x28, x11
  40408c:	ror	x28, x13, #16
  404090:	eor	x18, x22, x18, ror #32
  404094:	add	x21, x28, x21
  404098:	ror	x28, x18, #16
  40409c:	eor	x15, x7, x15, ror #24
  4040a0:	eor	x5, x11, x5, ror #24
  4040a4:	add	x14, x14, x30
  4040a8:	add	x22, x22, x23
  4040ac:	str	x28, [sp, #296]
  4040b0:	add	x17, x28, x17
  4040b4:	ror	x28, x15, #63
  4040b8:	eor	x26, x21, x26, ror #24
  4040bc:	ror	x23, x5, #63
  4040c0:	str	x28, [sp, #224]
  4040c4:	add	x14, x14, x28
  4040c8:	ror	x28, x26, #63
  4040cc:	str	x23, [sp, #232]
  4040d0:	add	x23, x23, x4
  4040d4:	eor	x12, x17, x12, ror #24
  4040d8:	add	x22, x22, x28
  4040dc:	eor	x13, x14, x13, ror #16
  4040e0:	add	x23, x23, x24
  4040e4:	add	x1, x1, x16
  4040e8:	ror	x24, x12, #63
  4040ec:	str	x24, [sp, #216]
  4040f0:	add	x1, x1, x24
  4040f4:	ror	x24, x13, #32
  4040f8:	eor	x0, x22, x0, ror #16
  4040fc:	stp	x17, x7, [sp, #256]
  404100:	add	x17, x24, x17
  404104:	eor	x18, x23, x18, ror #16
  404108:	ror	x24, x0, #32
  40410c:	add	x11, x24, x11
  404110:	ror	x24, x18, #32
  404114:	eor	x10, x1, x10, ror #16
  404118:	add	x7, x24, x7
  40411c:	ror	x24, x10, #32
  404120:	eor	x15, x17, x15, ror #63
  404124:	add	x14, x14, x2
  404128:	add	x21, x21, x24
  40412c:	ror	x24, x15, #24
  404130:	ldr	x29, [sp, #16]
  404134:	add	x14, x14, x24
  404138:	eor	x24, x11, x26, ror #63
  40413c:	add	x22, x22, x3
  404140:	ror	x26, x24, #24
  404144:	eor	x5, x7, x5, ror #63
  404148:	add	x23, x23, x27
  40414c:	add	x22, x22, x26
  404150:	ror	x26, x5, #24
  404154:	eor	x12, x21, x12, ror #63
  404158:	add	x23, x23, x26
  40415c:	add	x1, x1, x29
  404160:	ror	x26, x12, #24
  404164:	eor	x13, x14, x13, ror #32
  404168:	add	x1, x1, x26
  40416c:	ror	x26, x13, #16
  404170:	eor	x0, x22, x0, ror #32
  404174:	str	x26, [sp, #288]
  404178:	add	x17, x26, x17
  40417c:	ror	x26, x0, #16
  404180:	eor	x18, x23, x18, ror #32
  404184:	str	x26, [sp, #272]
  404188:	add	x11, x26, x11
  40418c:	ror	x26, x18, #16
  404190:	eor	x10, x1, x10, ror #32
  404194:	add	x7, x26, x7
  404198:	ror	x26, x10, #16
  40419c:	eor	x15, x17, x15, ror #24
  4041a0:	str	x26, [sp, #280]
  4041a4:	add	x21, x26, x21
  4041a8:	add	x1, x1, x19
  4041ac:	ror	x26, x15, #63
  4041b0:	eor	x24, x11, x24, ror #24
  4041b4:	mov	x2, x16
  4041b8:	mov	x16, x3
  4041bc:	add	x1, x1, x26
  4041c0:	add	x23, x23, x9
  4041c4:	ror	x26, x24, #63
  4041c8:	eor	x5, x7, x5, ror #24
  4041cc:	ldr	x3, [sp, #120]
  4041d0:	str	x26, [sp, #208]
  4041d4:	add	x23, x23, x26
  4041d8:	add	x14, x14, x25
  4041dc:	ror	x26, x5, #63
  4041e0:	eor	x12, x21, x12, ror #24
  4041e4:	mov	x30, x19
  4041e8:	add	x14, x14, x26
  4041ec:	ror	x26, x12, #63
  4041f0:	eor	x0, x1, x0, ror #16
  4041f4:	ldr	x19, [sp, #152]
  4041f8:	add	x22, x22, x26
  4041fc:	ror	x26, x0, #32
  404200:	add	x7, x26, x7
  404204:	add	x4, x22, x3
  404208:	eor	x10, x14, x10, ror #16
  40420c:	mov	x28, x9
  404210:	eor	x13, x23, x13, ror #16
  404214:	eor	x18, x4, x18, ror #16
  404218:	add	x9, x4, x6
  40421c:	ror	x4, x10, #32
  404220:	eor	x15, x7, x15, ror #63
  404224:	stp	x11, x21, [sp, #240]
  404228:	ror	x22, x13, #32
  40422c:	add	x11, x4, x11
  404230:	add	x1, x1, x19
  404234:	ror	x4, x15, #24
  404238:	add	x21, x22, x21
  40423c:	add	x1, x1, x4
  404240:	ror	x4, x18, #32
  404244:	add	x17, x4, x17
  404248:	eor	x4, x21, x24, ror #63
  40424c:	ror	x22, x4, #24
  404250:	ldr	x3, [sp, #168]
  404254:	add	x22, x22, x23
  404258:	ldr	x23, [sp, #376]
  40425c:	eor	x5, x11, x5, ror #63
  404260:	add	x14, x14, x3
  404264:	ror	x24, x5, #24
  404268:	eor	x0, x1, x0, ror #32
  40426c:	add	x14, x14, x24
  404270:	add	x22, x22, x23
  404274:	ror	x23, x0, #16
  404278:	eor	x12, x17, x12, ror #63
  40427c:	add	x7, x23, x7
  404280:	ror	x23, x12, #24
  404284:	eor	x10, x14, x10, ror #32
  404288:	add	x9, x9, x23
  40428c:	ror	x23, x10, #16
  404290:	eor	x13, x22, x13, ror #32
  404294:	add	x11, x23, x11
  404298:	ror	x23, x13, #16
  40429c:	eor	x15, x7, x15, ror #24
  4042a0:	add	x21, x23, x21
  4042a4:	add	x14, x14, x3
  4042a8:	ror	x23, x15, #63
  4042ac:	eor	x18, x9, x18, ror #32
  4042b0:	str	x23, [sp, #224]
  4042b4:	add	x14, x14, x23
  4042b8:	ror	x23, x18, #16
  4042bc:	eor	x4, x21, x4, ror #24
  4042c0:	ldr	x26, [sp, #336]
  4042c4:	str	x23, [sp, #296]
  4042c8:	add	x17, x23, x17
  4042cc:	add	x9, x9, x16
  4042d0:	ror	x23, x4, #63
  4042d4:	eor	x5, x11, x5, ror #24
  4042d8:	add	x9, x9, x23
  4042dc:	ror	x23, x5, #63
  4042e0:	eor	x13, x14, x13, ror #16
  4042e4:	str	x23, [sp, #232]
  4042e8:	add	x22, x22, x23
  4042ec:	eor	x23, x17, x12, ror #24
  4042f0:	ror	x12, x13, #32
  4042f4:	stp	x17, x7, [sp, #256]
  4042f8:	add	x17, x12, x17
  4042fc:	add	x22, x22, x26
  404300:	add	x1, x1, x28
  404304:	ror	x26, x23, #63
  404308:	eor	x0, x9, x0, ror #16
  40430c:	ldr	x20, [sp, #408]
  404310:	str	x26, [sp, #216]
  404314:	add	x1, x1, x26
  404318:	ror	x26, x0, #32
  40431c:	eor	x15, x17, x15, ror #63
  404320:	add	x11, x26, x11
  404324:	ror	x26, x15, #24
  404328:	eor	x18, x22, x18, ror #16
  40432c:	add	x14, x26, x14
  404330:	ror	x26, x18, #32
  404334:	add	x7, x26, x7
  404338:	eor	x10, x1, x10, ror #16
  40433c:	eor	x4, x11, x4, ror #63
  404340:	ror	x26, x10, #32
  404344:	add	x14, x14, x20
  404348:	add	x9, x9, x19
  40434c:	ror	x20, x4, #24
  404350:	eor	x5, x7, x5, ror #63
  404354:	add	x21, x21, x26
  404358:	add	x9, x9, x20
  40435c:	add	x20, x22, x29
  404360:	ror	x22, x5, #24
  404364:	add	x20, x20, x22
  404368:	eor	x22, x21, x23, ror #63
  40436c:	add	x1, x1, x25
  404370:	ror	x23, x22, #24
  404374:	eor	x13, x14, x13, ror #32
  404378:	add	x1, x1, x23
  40437c:	ror	x23, x13, #16
  404380:	eor	x0, x9, x0, ror #32
  404384:	str	x23, [sp, #288]
  404388:	add	x17, x23, x17
  40438c:	ror	x23, x0, #16
  404390:	eor	x18, x20, x18, ror #32
  404394:	str	x23, [sp, #272]
  404398:	add	x11, x23, x11
  40439c:	ror	x23, x18, #16
  4043a0:	eor	x10, x1, x10, ror #32
  4043a4:	add	x23, x23, x7
  4043a8:	ror	x7, x10, #16
  4043ac:	eor	x15, x17, x15, ror #24
  4043b0:	ldr	x26, [sp, #368]
  4043b4:	str	x7, [sp, #280]
  4043b8:	add	x21, x7, x21
  4043bc:	add	x1, x1, x2
  4043c0:	ror	x7, x15, #63
  4043c4:	eor	x4, x11, x4, ror #24
  4043c8:	mov	x27, x16
  4043cc:	add	x1, x1, x7
  4043d0:	ror	x7, x4, #63
  4043d4:	ldr	x16, [sp, #104]
  4043d8:	add	x20, x20, x7
  4043dc:	eor	x22, x21, x22, ror #24
  4043e0:	add	x20, x20, x26
  4043e4:	ror	x26, x22, #63
  4043e8:	eor	x0, x1, x0, ror #16
  4043ec:	add	x9, x9, x26
  4043f0:	ror	x26, x0, #32
  4043f4:	ldr	x24, [sp, #376]
  4043f8:	eor	x5, x23, x5, ror #24
  4043fc:	add	x23, x23, x26
  404400:	add	x9, x9, x16
  404404:	eor	x13, x20, x13, ror #16
  404408:	ldr	x16, [sp, #48]
  40440c:	ror	x3, x13, #32
  404410:	eor	x15, x23, x15, ror #63
  404414:	str	x7, [sp, #208]
  404418:	ror	x7, x5, #63
  40441c:	stp	x11, x21, [sp, #240]
  404420:	add	x3, x3, x21
  404424:	ror	x21, x15, #24
  404428:	add	x14, x7, x14
  40442c:	add	x1, x21, x1
  404430:	add	x14, x14, x24
  404434:	add	x1, x1, x16
  404438:	ldr	x16, [sp, #56]
  40443c:	ldr	x24, [sp, #320]
  404440:	eor	x10, x14, x10, ror #16
  404444:	ror	x21, x10, #32
  404448:	add	x11, x21, x11
  40444c:	eor	x18, x9, x18, ror #16
  404450:	eor	x4, x3, x4, ror #63
  404454:	ror	x21, x18, #32
  404458:	add	x6, x16, x20
  40445c:	ror	x20, x4, #24
  404460:	eor	x5, x11, x5, ror #63
  404464:	add	x14, x24, x14
  404468:	add	x17, x21, x17
  40446c:	add	x6, x6, x20
  404470:	ror	x20, x5, #24
  404474:	add	x14, x14, x20
  404478:	eor	x20, x17, x22, ror #63
  40447c:	add	x9, x9, x30
  404480:	ror	x21, x20, #24
  404484:	eor	x0, x1, x0, ror #32
  404488:	add	x21, x9, x21
  40448c:	ror	x9, x0, #16
  404490:	add	x22, x9, x23
  404494:	ldr	x23, [sp, #408]
  404498:	eor	x13, x6, x13, ror #32
  40449c:	ror	x9, x13, #16
  4044a0:	eor	x10, x14, x10, ror #32
  4044a4:	add	x24, x9, x3
  4044a8:	eor	x18, x21, x18, ror #32
  4044ac:	add	x3, x23, x21
  4044b0:	ror	x21, x10, #16
  4044b4:	add	x11, x21, x11
  4044b8:	ror	x21, x18, #16
  4044bc:	eor	x4, x24, x4, ror #24
  4044c0:	str	x21, [sp, #296]
  4044c4:	add	x17, x21, x17
  4044c8:	ror	x21, x4, #63
  4044cc:	eor	x15, x22, x15, ror #24
  4044d0:	add	x3, x3, x21
  4044d4:	ror	x21, x15, #63
  4044d8:	str	x21, [sp, #224]
  4044dc:	add	x21, x21, x27
  4044e0:	eor	x5, x11, x5, ror #24
  4044e4:	add	x14, x21, x14
  4044e8:	eor	x0, x3, x0, ror #16
  4044ec:	add	x21, x3, x16
  4044f0:	ror	x3, x5, #63
  4044f4:	ldr	x23, [sp, #328]
  4044f8:	ldr	x12, [sp, #336]
  4044fc:	str	x3, [sp, #232]
  404500:	add	x3, x6, x3
  404504:	eor	x6, x17, x20, ror #24
  404508:	ldr	x27, [sp, #376]
  40450c:	add	x1, x1, x30
  404510:	ror	x20, x6, #63
  404514:	add	x1, x1, x20
  404518:	add	x23, x3, x23
  40451c:	ror	x3, x0, #32
  404520:	eor	x13, x14, x13, ror #16
  404524:	eor	x10, x1, x10, ror #16
  404528:	str	x12, [sp, #144]
  40452c:	mov	x12, x29
  404530:	add	x11, x3, x11
  404534:	ror	x3, x13, #32
  404538:	eor	x18, x23, x18, ror #16
  40453c:	add	x23, x27, x23
  404540:	ror	x27, x10, #32
  404544:	ldr	x29, [sp, #168]
  404548:	stp	x17, x22, [sp, #256]
  40454c:	add	x17, x3, x17
  404550:	add	x24, x24, x27
  404554:	ror	x27, x18, #32
  404558:	eor	x4, x11, x4, ror #63
  40455c:	add	x22, x27, x22
  404560:	ror	x27, x4, #24
  404564:	eor	x15, x17, x15, ror #63
  404568:	add	x21, x21, x27
  40456c:	add	x14, x14, x28
  404570:	ror	x27, x15, #24
  404574:	eor	x6, x24, x6, ror #63
  404578:	add	x14, x14, x27
  40457c:	add	x1, x1, x29
  404580:	ror	x27, x6, #24
  404584:	eor	x5, x22, x5, ror #63
  404588:	add	x1, x1, x27
  40458c:	ror	x27, x5, #24
  404590:	eor	x0, x21, x0, ror #32
  404594:	add	x23, x23, x27
  404598:	ror	x27, x0, #16
  40459c:	eor	x13, x14, x13, ror #32
  4045a0:	str	x27, [sp, #272]
  4045a4:	add	x11, x27, x11
  4045a8:	ror	x27, x13, #16
  4045ac:	eor	x10, x1, x10, ror #32
  4045b0:	str	x27, [sp, #288]
  4045b4:	add	x17, x27, x17
  4045b8:	ror	x27, x10, #16
  4045bc:	eor	x18, x23, x18, ror #32
  4045c0:	ldr	x26, [sp, #320]
  4045c4:	str	x27, [sp, #280]
  4045c8:	add	x24, x27, x24
  4045cc:	ror	x27, x18, #16
  4045d0:	eor	x15, x17, x15, ror #24
  4045d4:	add	x22, x27, x22
  4045d8:	add	x1, x1, x25
  4045dc:	ror	x27, x15, #63
  4045e0:	eor	x4, x11, x4, ror #24
  4045e4:	add	x1, x1, x27
  4045e8:	ror	x27, x4, #63
  4045ec:	add	x23, x23, x27
  4045f0:	eor	x5, x22, x5, ror #24
  4045f4:	add	x23, x23, x26
  4045f8:	ror	x26, x5, #63
  4045fc:	eor	x6, x24, x6, ror #24
  404600:	add	x14, x26, x14
  404604:	ror	x26, x6, #63
  404608:	add	x26, x26, x19
  40460c:	eor	x0, x1, x0, ror #16
  404610:	add	x21, x26, x21
  404614:	ror	x26, x0, #32
  404618:	add	x22, x22, x26
  40461c:	ldr	x26, [sp, #304]
  404620:	ldr	x7, [sp, #368]
  404624:	eor	x13, x23, x13, ror #16
  404628:	eor	x18, x21, x18, ror #16
  40462c:	add	x21, x26, x21
  404630:	ror	x26, x13, #32
  404634:	add	x14, x14, x7
  404638:	stp	x11, x24, [sp, #240]
  40463c:	add	x24, x26, x24
  404640:	ror	x26, x18, #32
  404644:	eor	x15, x22, x15, ror #63
  404648:	add	x17, x26, x17
  40464c:	ror	x26, x15, #24
  404650:	eor	x10, x14, x10, ror #16
  404654:	add	x1, x26, x1
  404658:	ror	x26, x10, #32
  40465c:	ldr	x16, [sp, #144]
  404660:	add	x11, x26, x11
  404664:	ldr	x26, [sp, #128]
  404668:	eor	x4, x24, x4, ror #63
  40466c:	mov	x2, x12
  404670:	add	x12, x23, x12
  404674:	ror	x23, x4, #24
  404678:	eor	x6, x17, x6, ror #63
  40467c:	add	x1, x1, x16
  404680:	add	x23, x12, x23
  404684:	ror	x12, x6, #24
  404688:	eor	x5, x11, x5, ror #63
  40468c:	add	x12, x21, x12
  404690:	add	x14, x14, x26
  404694:	ror	x21, x5, #24
  404698:	eor	x0, x1, x0, ror #32
  40469c:	add	x14, x14, x21
  4046a0:	ror	x21, x0, #16
  4046a4:	eor	x13, x23, x13, ror #32
  4046a8:	add	x21, x21, x22
  4046ac:	ror	x22, x13, #16
  4046b0:	eor	x18, x12, x18, ror #32
  4046b4:	add	x22, x22, x24
  4046b8:	ror	x24, x18, #16
  4046bc:	eor	x10, x14, x10, ror #32
  4046c0:	str	x27, [sp, #208]
  4046c4:	str	x24, [sp, #296]
  4046c8:	add	x17, x24, x17
  4046cc:	ror	x24, x10, #16
  4046d0:	add	x12, x12, x26
  4046d4:	mov	x27, x26
  4046d8:	eor	x4, x22, x4, ror #24
  4046dc:	ldr	x26, [sp, #392]
  4046e0:	str	x20, [sp, #216]
  4046e4:	ldr	x20, [sp, #328]
  4046e8:	add	x11, x24, x11
  4046ec:	ror	x24, x4, #63
  4046f0:	eor	x15, x21, x15, ror #24
  4046f4:	add	x24, x12, x24
  4046f8:	ror	x12, x15, #63
  4046fc:	add	x14, x14, x12
  404700:	add	x14, x14, x26
  404704:	eor	x5, x11, x5, ror #24
  404708:	eor	x13, x14, x13, ror #16
  40470c:	add	x14, x20, x14
  404710:	ror	x20, x5, #63
  404714:	eor	x0, x24, x0, ror #16
  404718:	ldr	x7, [sp, #304]
  40471c:	str	x20, [sp, #232]
  404720:	add	x20, x23, x20
  404724:	ror	x23, x0, #32
  404728:	eor	x6, x17, x6, ror #24
  40472c:	add	x11, x23, x11
  404730:	ldr	x23, [sp, #368]
  404734:	add	x1, x1, x29
  404738:	ror	x26, x6, #63
  40473c:	add	x1, x1, x26
  404740:	add	x7, x20, x7
  404744:	eor	x10, x1, x10, ror #16
  404748:	ror	x20, x13, #32
  40474c:	eor	x18, x7, x18, ror #16
  404750:	add	x7, x23, x7
  404754:	ror	x23, x10, #32
  404758:	eor	x4, x11, x4, ror #63
  40475c:	stp	x17, x21, [sp, #256]
  404760:	add	x17, x20, x17
  404764:	add	x22, x22, x23
  404768:	add	x23, x24, x25
  40476c:	ror	x24, x4, #24
  404770:	ldr	x3, [sp, #376]
  404774:	add	x23, x23, x24
  404778:	ror	x24, x18, #32
  40477c:	eor	x15, x17, x15, ror #63
  404780:	add	x21, x24, x21
  404784:	ror	x24, x15, #24
  404788:	eor	x6, x22, x6, ror #63
  40478c:	add	x14, x14, x24
  404790:	ror	x24, x6, #24
  404794:	add	x1, x24, x1
  404798:	add	x1, x1, x3
  40479c:	eor	x3, x21, x5, ror #63
  4047a0:	ror	x5, x3, #24
  4047a4:	eor	x13, x14, x13, ror #32
  4047a8:	eor	x0, x23, x0, ror #32
  4047ac:	add	x5, x7, x5
  4047b0:	ror	x7, x13, #16
  4047b4:	eor	x10, x1, x10, ror #32
  4047b8:	ldr	x9, [sp, #408]
  4047bc:	ror	x24, x0, #16
  4047c0:	str	x7, [sp, #288]
  4047c4:	add	x17, x7, x17
  4047c8:	ror	x7, x10, #16
  4047cc:	eor	x18, x5, x18, ror #32
  4047d0:	ldr	x16, [sp, #136]
  4047d4:	stp	x24, x7, [sp, #272]
  4047d8:	add	x7, x7, x22
  4047dc:	ror	x22, x18, #16
  4047e0:	eor	x15, x17, x15, ror #24
  4047e4:	add	x11, x24, x11
  4047e8:	add	x21, x22, x21
  4047ec:	ror	x22, x15, #63
  4047f0:	add	x1, x22, x1
  4047f4:	eor	x4, x11, x4, ror #24
  4047f8:	ror	x22, x4, #63
  4047fc:	add	x9, x1, x9
  404800:	add	x1, x23, x16
  404804:	ldr	x23, [sp, #320]
  404808:	str	x22, [sp, #208]
  40480c:	add	x22, x22, x2
  404810:	eor	x6, x7, x6, ror #24
  404814:	add	x5, x22, x5
  404818:	ror	x22, x6, #63
  40481c:	add	x1, x1, x22
  404820:	eor	x3, x21, x3, ror #24
  404824:	eor	x13, x5, x13, ror #16
  404828:	add	x14, x14, x28
  40482c:	ror	x22, x3, #63
  404830:	eor	x18, x1, x18, ror #16
  404834:	add	x1, x23, x1
  404838:	ror	x23, x13, #32
  40483c:	eor	x0, x9, x0, ror #16
  404840:	add	x14, x14, x22
  404844:	stp	x11, x7, [sp, #240]
  404848:	add	x7, x23, x7
  40484c:	ror	x23, x0, #32
  404850:	add	x21, x23, x21
  404854:	ror	x23, x18, #32
  404858:	eor	x10, x14, x10, ror #16
  40485c:	add	x17, x23, x17
  404860:	ror	x23, x10, #32
  404864:	eor	x4, x7, x4, ror #63
  404868:	add	x11, x23, x11
  40486c:	add	x5, x5, x19
  404870:	ror	x23, x4, #24
  404874:	eor	x15, x21, x15, ror #63
  404878:	add	x23, x5, x23
  40487c:	add	x9, x9, x30
  404880:	ror	x5, x15, #24
  404884:	eor	x6, x17, x6, ror #63
  404888:	add	x9, x9, x5
  40488c:	ror	x5, x6, #24
  404890:	add	x1, x1, x5
  404894:	eor	x0, x9, x0, ror #32
  404898:	eor	x18, x1, x18, ror #32
  40489c:	add	x1, x1, x2
  4048a0:	ror	x2, x0, #16
  4048a4:	add	x2, x2, x21
  4048a8:	ldr	x21, [sp, #336]
  4048ac:	eor	x3, x11, x3, ror #63
  4048b0:	ror	x5, x3, #24
  4048b4:	add	x14, x5, x14
  4048b8:	eor	x13, x23, x13, ror #32
  4048bc:	ror	x5, x13, #16
  4048c0:	add	x14, x14, x21
  4048c4:	add	x7, x5, x7
  4048c8:	eor	x10, x14, x10, ror #32
  4048cc:	ror	x5, x18, #16
  4048d0:	ror	x24, x10, #16
  4048d4:	eor	x4, x7, x4, ror #24
  4048d8:	ldr	x20, [sp, #368]
  4048dc:	add	x17, x5, x17
  4048e0:	add	x11, x24, x11
  4048e4:	ror	x24, x4, #63
  4048e8:	eor	x15, x2, x15, ror #24
  4048ec:	add	x1, x1, x24
  4048f0:	add	x14, x14, x30
  4048f4:	ror	x24, x15, #63
  4048f8:	eor	x6, x17, x6, ror #24
  4048fc:	str	x12, [sp, #224]
  404900:	str	x24, [sp, #224]
  404904:	add	x14, x14, x24
  404908:	ror	x24, x6, #63
  40490c:	eor	x0, x1, x0, ror #16
  404910:	str	x26, [sp, #216]
  404914:	str	x24, [sp, #216]
  404918:	add	x9, x9, x24
  40491c:	ror	x24, x0, #32
  404920:	eor	x3, x11, x3, ror #24
  404924:	add	x11, x11, x24
  404928:	add	x9, x9, x20
  40492c:	eor	x13, x14, x13, ror #16
  404930:	add	x20, x23, x28
  404934:	ror	x23, x3, #63
  404938:	eor	x10, x9, x10, ror #16
  40493c:	add	x9, x21, x9
  404940:	ror	x21, x13, #32
  404944:	eor	x4, x11, x4, ror #63
  404948:	ldr	x22, [sp, #320]
  40494c:	add	x20, x20, x23
  404950:	stp	x17, x2, [sp, #256]
  404954:	add	x17, x21, x17
  404958:	ror	x21, x4, #24
  40495c:	add	x1, x21, x1
  404960:	ror	x21, x10, #32
  404964:	eor	x18, x20, x18, ror #16
  404968:	add	x7, x21, x7
  40496c:	ror	x21, x18, #32
  404970:	eor	x15, x17, x15, ror #63
  404974:	add	x2, x21, x2
  404978:	add	x14, x14, x27
  40497c:	ror	x21, x15, #24
  404980:	eor	x6, x7, x6, ror #63
  404984:	add	x1, x1, x22
  404988:	add	x14, x14, x21
  40498c:	eor	x21, x2, x3, ror #63
  404990:	ror	x3, x6, #24
  404994:	add	x20, x20, x19
  404998:	eor	x0, x1, x0, ror #32
  40499c:	add	x9, x9, x3
  4049a0:	ror	x3, x21, #24
  4049a4:	eor	x13, x14, x13, ror #32
  4049a8:	add	x3, x20, x3
  4049ac:	ror	x20, x0, #16
  4049b0:	str	x20, [sp, #272]
  4049b4:	add	x11, x20, x11
  4049b8:	ror	x20, x13, #16
  4049bc:	eor	x10, x9, x10, ror #32
  4049c0:	str	x20, [sp, #288]
  4049c4:	add	x17, x20, x17
  4049c8:	eor	x18, x3, x18, ror #32
  4049cc:	ror	x20, x10, #16
  4049d0:	eor	x15, x17, x15, ror #24
  4049d4:	str	x20, [sp, #280]
  4049d8:	add	x7, x20, x7
  4049dc:	ror	x20, x18, #16
  4049e0:	ldr	x22, [sp, #376]
  4049e4:	ldr	x24, [sp, #408]
  4049e8:	eor	x4, x11, x4, ror #24
  4049ec:	add	x20, x20, x2
  4049f0:	ror	x2, x15, #63
  4049f4:	add	x9, x9, x2
  4049f8:	ror	x2, x4, #63
  4049fc:	mov	x26, x25
  404a00:	str	x23, [sp, #232]
  404a04:	add	x23, x2, x3
  404a08:	eor	x6, x7, x6, ror #24
  404a0c:	add	x9, x9, x22
  404a10:	add	x22, x23, x24
  404a14:	add	x1, x1, x26
  404a18:	ror	x23, x6, #63
  404a1c:	str	x2, [sp, #208]
  404a20:	ldr	x2, [sp, #408]
  404a24:	add	x23, x1, x23
  404a28:	ldr	x1, [sp, #328]
  404a2c:	eor	x21, x20, x21, ror #24
  404a30:	ror	x24, x21, #63
  404a34:	add	x14, x24, x14
  404a38:	eor	x0, x9, x0, ror #16
  404a3c:	str	x2, [sp, #104]
  404a40:	mov	x2, x26
  404a44:	add	x14, x14, x1
  404a48:	ror	x1, x0, #32
  404a4c:	eor	x13, x22, x13, ror #16
  404a50:	ldr	x26, [sp, #304]
  404a54:	add	x20, x1, x20
  404a58:	ror	x1, x13, #32
  404a5c:	eor	x18, x23, x18, ror #16
  404a60:	stp	x11, x7, [sp, #240]
  404a64:	add	x7, x1, x7
  404a68:	ror	x1, x18, #32
  404a6c:	ldr	x12, [sp, #392]
  404a70:	mov	x25, x30
  404a74:	add	x17, x1, x17
  404a78:	eor	x10, x14, x10, ror #16
  404a7c:	eor	x4, x7, x4, ror #63
  404a80:	mov	x25, x27
  404a84:	ror	x1, x10, #32
  404a88:	eor	x15, x20, x15, ror #63
  404a8c:	add	x22, x26, x22
  404a90:	ror	x27, x4, #24
  404a94:	eor	x6, x17, x6, ror #63
  404a98:	add	x11, x1, x11
  404a9c:	add	x9, x9, x29
  404aa0:	ror	x1, x15, #24
  404aa4:	add	x22, x22, x27
  404aa8:	ror	x27, x6, #24
  404aac:	add	x9, x9, x1
  404ab0:	add	x23, x27, x23
  404ab4:	eor	x21, x11, x21, ror #63
  404ab8:	add	x12, x23, x12
  404abc:	add	x14, x14, x16
  404ac0:	ror	x23, x21, #24
  404ac4:	eor	x0, x9, x0, ror #32
  404ac8:	add	x14, x14, x23
  404acc:	ror	x23, x0, #16
  404ad0:	eor	x13, x22, x13, ror #32
  404ad4:	add	x20, x23, x20
  404ad8:	ror	x23, x13, #16
  404adc:	eor	x18, x12, x18, ror #32
  404ae0:	add	x7, x23, x7
  404ae4:	ror	x23, x18, #16
  404ae8:	eor	x10, x14, x10, ror #32
  404aec:	str	x5, [sp, #296]
  404af0:	ldr	x5, [sp, #336]
  404af4:	str	x23, [sp, #296]
  404af8:	add	x17, x23, x17
  404afc:	ror	x23, x10, #16
  404b00:	eor	x4, x7, x4, ror #24
  404b04:	add	x12, x26, x12
  404b08:	add	x11, x23, x11
  404b0c:	ror	x23, x4, #63
  404b10:	eor	x15, x20, x15, ror #24
  404b14:	add	x23, x12, x23
  404b18:	ror	x12, x15, #63
  404b1c:	str	x12, [sp, #224]
  404b20:	add	x12, x14, x12
  404b24:	add	x14, x12, x5
  404b28:	eor	x5, x17, x6, ror #24
  404b2c:	eor	x6, x11, x21, ror #24
  404b30:	ldr	x21, [sp, #320]
  404b34:	ror	x12, x5, #63
  404b38:	add	x9, x9, x12
  404b3c:	eor	x0, x23, x0, ror #16
  404b40:	str	x12, [sp, #216]
  404b44:	ror	x12, x0, #32
  404b48:	add	x9, x9, x21
  404b4c:	ror	x21, x6, #63
  404b50:	ldr	x1, [sp, #304]
  404b54:	add	x11, x12, x11
  404b58:	str	x21, [sp, #232]
  404b5c:	add	x21, x21, x25
  404b60:	eor	x13, x14, x13, ror #16
  404b64:	add	x21, x21, x22
  404b68:	ror	x22, x13, #32
  404b6c:	eor	x4, x11, x4, ror #63
  404b70:	eor	x10, x9, x10, ror #16
  404b74:	stp	x17, x20, [sp, #256]
  404b78:	add	x17, x22, x17
  404b7c:	add	x22, x23, x28
  404b80:	ror	x23, x4, #24
  404b84:	ldr	x24, [sp, #328]
  404b88:	add	x22, x22, x23
  404b8c:	ror	x23, x10, #32
  404b90:	eor	x18, x21, x18, ror #16
  404b94:	str	x1, [sp, #144]
  404b98:	add	x7, x23, x7
  404b9c:	ror	x23, x18, #32
  404ba0:	add	x14, x14, x19
  404ba4:	mov	x1, x19
  404ba8:	eor	x15, x17, x15, ror #63
  404bac:	ldr	x19, [sp, #160]
  404bb0:	add	x20, x23, x20
  404bb4:	ror	x23, x15, #24
  404bb8:	eor	x0, x22, x0, ror #32
  404bbc:	add	x14, x14, x23
  404bc0:	ror	x23, x0, #16
  404bc4:	eor	x5, x7, x5, ror #63
  404bc8:	add	x9, x24, x9
  404bcc:	str	x23, [sp, #272]
  404bd0:	add	x11, x23, x11
  404bd4:	ror	x23, x5, #24
  404bd8:	eor	x6, x20, x6, ror #63
  404bdc:	add	x9, x9, x23
  404be0:	add	x21, x21, x19
  404be4:	ror	x23, x6, #24
  404be8:	eor	x13, x14, x13, ror #32
  404bec:	add	x21, x21, x23
  404bf0:	ror	x23, x13, #16
  404bf4:	eor	x10, x9, x10, ror #32
  404bf8:	str	x23, [sp, #288]
  404bfc:	add	x17, x23, x17
  404c00:	ror	x23, x10, #16
  404c04:	eor	x18, x21, x18, ror #32
  404c08:	str	x23, [sp, #280]
  404c0c:	add	x7, x23, x7
  404c10:	ror	x23, x18, #16
  404c14:	eor	x4, x11, x4, ror #24
  404c18:	add	x20, x23, x20
  404c1c:	add	x21, x21, x29
  404c20:	ror	x23, x4, #63
  404c24:	str	x23, [sp, #208]
  404c28:	add	x21, x21, x23
  404c2c:	ldp	x23, x26, [sp, #384]
  404c30:	eor	x15, x17, x15, ror #24
  404c34:	ror	x24, x15, #63
  404c38:	add	x9, x24, x9
  404c3c:	add	x9, x9, x23
  404c40:	eor	x0, x9, x0, ror #16
  404c44:	add	x9, x26, x9
  404c48:	ldr	x26, [sp, #368]
  404c4c:	ldr	x3, [sp, #376]
  404c50:	eor	x23, x7, x5, ror #24
  404c54:	ror	x5, x23, #63
  404c58:	eor	x13, x21, x13, ror #16
  404c5c:	add	x22, x5, x22
  404c60:	ror	x27, x13, #32
  404c64:	eor	x6, x20, x6, ror #24
  404c68:	str	x7, [sp, #248]
  404c6c:	add	x7, x27, x7
  404c70:	add	x22, x22, x26
  404c74:	ror	x26, x6, #63
  404c78:	add	x26, x26, x16
  404c7c:	eor	x18, x22, x18, ror #16
  404c80:	add	x3, x3, x22
  404c84:	ror	x22, x0, #32
  404c88:	eor	x4, x7, x4, ror #63
  404c8c:	add	x14, x26, x14
  404c90:	add	x20, x22, x20
  404c94:	add	x21, x21, x2
  404c98:	ror	x22, x4, #24
  404c9c:	add	x21, x21, x22
  404ca0:	ror	x22, x18, #32
  404ca4:	eor	x10, x14, x10, ror #16
  404ca8:	add	x17, x22, x17
  404cac:	ror	x22, x10, #32
  404cb0:	eor	x15, x20, x15, ror #63
  404cb4:	str	x11, [sp, #240]
  404cb8:	add	x11, x22, x11
  404cbc:	ror	x22, x15, #24
  404cc0:	eor	x13, x21, x13, ror #32
  404cc4:	ldr	x12, [sp, #320]
  404cc8:	add	x9, x9, x22
  404ccc:	ror	x22, x13, #16
  404cd0:	mov	x5, x16
  404cd4:	add	x7, x22, x7
  404cd8:	eor	x22, x17, x23, ror #63
  404cdc:	ldr	x16, [sp, #104]
  404ce0:	ror	x23, x22, #24
  404ce4:	eor	x6, x11, x6, ror #63
  404ce8:	add	x3, x3, x23
  404cec:	ror	x23, x6, #24
  404cf0:	str	x12, [sp, #120]
  404cf4:	mov	x12, x25
  404cf8:	mov	x25, x2
  404cfc:	add	x14, x23, x14
  404d00:	eor	x0, x9, x0, ror #32
  404d04:	eor	x18, x3, x18, ror #32
  404d08:	add	x2, x3, x29
  404d0c:	eor	x3, x7, x4, ror #24
  404d10:	ror	x23, x0, #16
  404d14:	add	x14, x14, x16
  404d18:	ror	x4, x3, #63
  404d1c:	add	x20, x23, x20
  404d20:	add	x2, x2, x4
  404d24:	ror	x4, x18, #16
  404d28:	eor	x10, x14, x10, ror #32
  404d2c:	ldr	x16, [sp, #64]
  404d30:	str	x4, [sp, #296]
  404d34:	add	x17, x4, x17
  404d38:	ror	x4, x10, #16
  404d3c:	eor	x15, x20, x15, ror #24
  404d40:	add	x11, x4, x11
  404d44:	ror	x4, x15, #63
  404d48:	add	x14, x4, x14
  404d4c:	eor	x0, x2, x0, ror #16
  404d50:	str	x4, [sp, #224]
  404d54:	eor	x4, x11, x6, ror #24
  404d58:	ror	x6, x0, #32
  404d5c:	add	x14, x14, x16
  404d60:	ldr	x16, [sp, #88]
  404d64:	add	x11, x11, x6
  404d68:	eor	x6, x17, x22, ror #24
  404d6c:	ror	x22, x6, #63
  404d70:	add	x9, x9, x22
  404d74:	add	x9, x9, x16
  404d78:	ror	x16, x4, #63
  404d7c:	eor	x3, x11, x3, ror #63
  404d80:	eor	x13, x14, x13, ror #16
  404d84:	str	x16, [sp, #232]
  404d88:	add	x16, x16, x21
  404d8c:	ror	x21, x3, #24
  404d90:	add	x2, x21, x2
  404d94:	ror	x21, x13, #32
  404d98:	stp	x17, x20, [sp, #256]
  404d9c:	add	x17, x21, x17
  404da0:	ldr	x21, [sp, #72]
  404da4:	mov	x30, x28
  404da8:	ldp	x24, x28, [sp, #384]
  404dac:	eor	x10, x9, x10, ror #16
  404db0:	ldr	x27, [sp, #368]
  404db4:	add	x16, x16, x21
  404db8:	ror	x21, x10, #32
  404dbc:	eor	x15, x17, x15, ror #63
  404dc0:	add	x14, x14, x25
  404dc4:	add	x2, x2, x24
  404dc8:	eor	x18, x16, x18, ror #16
  404dcc:	add	x7, x21, x7
  404dd0:	ror	x21, x15, #24
  404dd4:	eor	x0, x2, x0, ror #32
  404dd8:	add	x14, x14, x21
  404ddc:	ror	x21, x18, #32
  404de0:	add	x20, x21, x20
  404de4:	ror	x21, x0, #16
  404de8:	eor	x6, x7, x6, ror #63
  404dec:	add	x9, x27, x9
  404df0:	str	x21, [sp, #272]
  404df4:	add	x11, x21, x11
  404df8:	ror	x21, x6, #24
  404dfc:	eor	x13, x14, x13, ror #32
  404e00:	eor	x4, x20, x4, ror #63
  404e04:	add	x9, x9, x21
  404e08:	ror	x21, x13, #16
  404e0c:	add	x16, x16, x12
  404e10:	eor	x3, x11, x3, ror #24
  404e14:	str	x21, [sp, #288]
  404e18:	add	x17, x21, x17
  404e1c:	ror	x21, x4, #24
  404e20:	add	x16, x16, x21
  404e24:	ror	x21, x3, #63
  404e28:	str	x21, [sp, #208]
  404e2c:	add	x21, x21, x1
  404e30:	eor	x18, x16, x18, ror #32
  404e34:	ldr	x12, [sp, #144]
  404e38:	eor	x15, x17, x15, ror #24
  404e3c:	add	x16, x21, x16
  404e40:	ror	x21, x18, #16
  404e44:	add	x20, x21, x20
  404e48:	ror	x21, x15, #63
  404e4c:	eor	x10, x9, x10, ror #32
  404e50:	add	x9, x21, x9
  404e54:	str	x22, [sp, #216]
  404e58:	ror	x22, x10, #16
  404e5c:	add	x9, x9, x12
  404e60:	ldr	x12, [sp, #120]
  404e64:	add	x7, x22, x7
  404e68:	eor	x6, x7, x6, ror #24
  404e6c:	add	x2, x2, x30
  404e70:	ror	x1, x6, #63
  404e74:	eor	x13, x16, x13, ror #16
  404e78:	add	x1, x2, x1
  404e7c:	eor	x0, x9, x0, ror #16
  404e80:	add	x9, x12, x9
  404e84:	ror	x12, x13, #32
  404e88:	add	x12, x12, x7
  404e8c:	eor	x18, x1, x18, ror #16
  404e90:	add	x1, x1, x5
  404e94:	ror	x5, x18, #32
  404e98:	eor	x3, x12, x3, ror #63
  404e9c:	eor	x2, x20, x4, ror #24
  404ea0:	add	x17, x5, x17
  404ea4:	ror	x5, x3, #24
  404ea8:	ror	x4, x2, #63
  404eac:	add	x16, x5, x16
  404eb0:	ldr	x5, [sp, #80]
  404eb4:	add	x14, x4, x14
  404eb8:	ror	x4, x0, #32
  404ebc:	add	x4, x4, x20
  404ec0:	add	x14, x14, x28
  404ec4:	eor	x15, x4, x15, ror #63
  404ec8:	eor	x10, x14, x10, ror #16
  404ecc:	add	x16, x16, x5
  404ed0:	ror	x5, x15, #24
  404ed4:	add	x9, x9, x5
  404ed8:	ror	x5, x10, #32
  404edc:	str	x11, [sp, #240]
  404ee0:	add	x11, x5, x11
  404ee4:	eor	x5, x17, x6, ror #63
  404ee8:	str	x16, [sp, #200]
  404eec:	eor	x13, x16, x13, ror #32
  404ef0:	ror	x16, x5, #24
  404ef4:	add	x16, x1, x16
  404ef8:	stp	x16, x9, [sp, #176]
  404efc:	eor	x9, x9, x0, ror #32
  404f00:	eor	x16, x16, x18, ror #32
  404f04:	ror	x13, x13, #16
  404f08:	str	x13, [sp, #288]
  404f0c:	add	x12, x13, x12
  404f10:	eor	x13, x11, x2, ror #63
  404f14:	ror	x9, x9, #16
  404f18:	ror	x16, x16, #16
  404f1c:	add	x14, x14, x19
  404f20:	str	x9, [sp, #272]
  404f24:	add	x9, x9, x4
  404f28:	ror	x18, x13, #24
  404f2c:	str	x16, [sp, #296]
  404f30:	add	x16, x16, x17
  404f34:	add	x14, x14, x18
  404f38:	stp	x16, x9, [sp, #256]
  404f3c:	eor	x9, x9, x15, ror #24
  404f40:	eor	x10, x14, x10, ror #32
  404f44:	ror	x9, x9, #63
  404f48:	str	x9, [sp, #224]
  404f4c:	ror	x9, x10, #16
  404f50:	str	x22, [sp, #280]
  404f54:	ldr	x0, [sp, #112]
  404f58:	str	x9, [sp, #280]
  404f5c:	add	x9, x9, x11
  404f60:	str	x9, [sp, #240]
  404f64:	eor	x9, x9, x13, ror #24
  404f68:	str	x7, [sp, #248]
  404f6c:	str	x12, [sp, #248]
  404f70:	eor	x12, x12, x3, ror #24
  404f74:	str	x14, [sp, #192]
  404f78:	eor	x14, x16, x5, ror #24
  404f7c:	ror	x9, x9, #63
  404f80:	mov	x8, xzr
  404f84:	ror	x12, x12, #63
  404f88:	ror	x10, x14, #63
  404f8c:	str	x9, [sp, #232]
  404f90:	add	x9, sp, #0xb0
  404f94:	stp	x12, x10, [sp, #208]
  404f98:	add	x10, x9, x8
  404f9c:	ldr	q0, [x0, x8]
  404fa0:	ldr	q1, [x10]
  404fa4:	ldr	q2, [x10, #64]
  404fa8:	eor	v0.16b, v1.16b, v0.16b
  404fac:	eor	v0.16b, v0.16b, v2.16b
  404fb0:	str	q0, [x0, x8]
  404fb4:	add	x8, x8, #0x10
  404fb8:	cmp	x8, #0x40
  404fbc:	b.ne	404f98 <ferror@plt+0x35b8>  // b.any
  404fc0:	add	sp, sp, #0x1b0
  404fc4:	ldp	x20, x19, [sp, #80]
  404fc8:	ldp	x22, x21, [sp, #64]
  404fcc:	ldp	x24, x23, [sp, #48]
  404fd0:	ldp	x26, x25, [sp, #32]
  404fd4:	ldp	x28, x27, [sp, #16]
  404fd8:	ldp	x29, x30, [sp], #96
  404fdc:	ret
  404fe0:	sub	sp, sp, #0x70
  404fe4:	movi	v0.2d, #0x0
  404fe8:	stp	x29, x30, [sp, #64]
  404fec:	str	x21, [sp, #80]
  404ff0:	stp	x20, x19, [sp, #96]
  404ff4:	add	x29, sp, #0x40
  404ff8:	stp	q0, q0, [sp, #32]
  404ffc:	stp	q0, q0, [sp]
  405000:	cbz	x1, 40501c <ferror@plt+0x363c>
  405004:	ldr	x8, [x0, #232]
  405008:	mov	x20, x0
  40500c:	cmp	x8, x2
  405010:	b.hi	40501c <ferror@plt+0x363c>  // b.pmore
  405014:	ldr	x8, [x20, #80]
  405018:	cbz	x8, 405034 <ferror@plt+0x3654>
  40501c:	mov	w0, #0xffffffff            	// #-1
  405020:	ldp	x20, x19, [sp, #96]
  405024:	ldr	x21, [sp, #80]
  405028:	ldp	x29, x30, [sp, #64]
  40502c:	add	sp, sp, #0x70
  405030:	ret
  405034:	ldr	x8, [x20, #224]
  405038:	ldp	x9, x10, [x20, #64]
  40503c:	ldrb	w11, [x20, #240]
  405040:	mov	x19, x1
  405044:	adds	x9, x9, x8
  405048:	str	x9, [x20, #64]
  40504c:	cinc	x9, x10, cs  // cs = hs, nlast
  405050:	str	x9, [x20, #72]
  405054:	cbz	w11, 405060 <ferror@plt+0x3680>
  405058:	mov	x9, #0xffffffffffffffff    	// #-1
  40505c:	str	x9, [x20, #88]
  405060:	add	x21, x20, #0x60
  405064:	mov	w10, #0x80                  	// #128
  405068:	mov	x9, #0xffffffffffffffff    	// #-1
  40506c:	add	x0, x21, x8
  405070:	sub	x2, x10, x8
  405074:	mov	w1, wzr
  405078:	str	x9, [x20, #80]
  40507c:	bl	4017a0 <memset@plt>
  405080:	mov	x0, x20
  405084:	mov	x1, x21
  405088:	bl	403508 <ferror@plt+0x1b28>
  40508c:	mov	x9, sp
  405090:	mov	x8, xzr
  405094:	orr	x10, x9, #0x3
  405098:	ldr	x11, [x20, x8]
  40509c:	add	x12, x10, x8
  4050a0:	lsr	x13, x11, #8
  4050a4:	strb	w11, [x9, x8]
  4050a8:	sturb	w13, [x12, #-2]
  4050ac:	lsr	x13, x11, #16
  4050b0:	sturb	w13, [x12, #-1]
  4050b4:	lsr	x13, x11, #24
  4050b8:	strb	w13, [x12]
  4050bc:	lsr	x13, x11, #32
  4050c0:	strb	w13, [x12, #1]
  4050c4:	lsr	x13, x11, #40
  4050c8:	add	x8, x8, #0x8
  4050cc:	strb	w13, [x12, #2]
  4050d0:	lsr	x13, x11, #48
  4050d4:	lsr	x11, x11, #56
  4050d8:	cmp	x8, #0x40
  4050dc:	strb	w13, [x12, #3]
  4050e0:	strb	w11, [x12, #4]
  4050e4:	b.ne	405098 <ferror@plt+0x36b8>  // b.any
  4050e8:	ldr	x2, [x20, #232]
  4050ec:	mov	x1, sp
  4050f0:	mov	x0, x19
  4050f4:	bl	401620 <memcpy@plt>
  4050f8:	adrp	x8, 409000 <ferror@plt+0x7620>
  4050fc:	ldr	x8, [x8, #1168]
  405100:	mov	x0, sp
  405104:	mov	w2, #0x40                  	// #64
  405108:	mov	w1, wzr
  40510c:	blr	x8
  405110:	mov	w0, wzr
  405114:	b	405020 <ferror@plt+0x3640>
  405118:	sub	sp, sp, #0x180
  40511c:	cmp	x2, #0x0
  405120:	cset	w8, eq  // eq = none
  405124:	cmp	x3, #0x0
  405128:	stp	x20, x19, [sp, #368]
  40512c:	mov	x20, x0
  405130:	cset	w9, ne  // ne = any
  405134:	mov	w0, #0xffffffff            	// #-1
  405138:	stp	x29, x30, [sp, #320]
  40513c:	str	x28, [sp, #336]
  405140:	stp	x22, x21, [sp, #352]
  405144:	add	x29, sp, #0x140
  405148:	cbz	x20, 405210 <ferror@plt+0x3830>
  40514c:	and	w8, w8, w9
  405150:	tbnz	w8, #0, 405210 <ferror@plt+0x3830>
  405154:	cmp	x4, #0x0
  405158:	cset	w8, eq  // eq = none
  40515c:	cmp	x5, #0x0
  405160:	cset	w9, ne  // ne = any
  405164:	cmp	x5, #0x40
  405168:	mov	w0, #0xffffffff            	// #-1
  40516c:	b.hi	405210 <ferror@plt+0x3830>  // b.pmore
  405170:	sub	x10, x1, #0x1
  405174:	mov	x19, x1
  405178:	cmp	x10, #0x3f
  40517c:	b.hi	405210 <ferror@plt+0x3830>  // b.pmore
  405180:	and	w8, w8, w9
  405184:	tbnz	w8, #0, 405210 <ferror@plt+0x3830>
  405188:	mov	x21, x3
  40518c:	mov	x22, x2
  405190:	cbz	x5, 4051b4 <ferror@plt+0x37d4>
  405194:	add	x0, sp, #0x8
  405198:	mov	x1, x19
  40519c:	mov	x2, x4
  4051a0:	mov	x3, x5
  4051a4:	bl	40331c <ferror@plt+0x193c>
  4051a8:	tbz	w0, #31, 4051ec <ferror@plt+0x380c>
  4051ac:	mov	w0, #0xffffffff            	// #-1
  4051b0:	b	405210 <ferror@plt+0x3830>
  4051b4:	sub	x8, x29, #0x40
  4051b8:	mov	w9, #0x100                 	// #256
  4051bc:	mov	w10, #0x1                   	// #1
  4051c0:	movi	v0.2d, #0x0
  4051c4:	add	x0, sp, #0x8
  4051c8:	sub	x1, x29, #0x40
  4051cc:	sturb	w19, [x29, #-64]
  4051d0:	sturh	w9, [x8, #1]
  4051d4:	sturb	w10, [x29, #-61]
  4051d8:	stur	q0, [x8, #4]
  4051dc:	stur	q0, [x8, #20]
  4051e0:	stur	q0, [x8, #36]
  4051e4:	str	q0, [x8, #48]
  4051e8:	bl	403244 <ferror@plt+0x1864>
  4051ec:	add	x0, sp, #0x8
  4051f0:	mov	x1, x22
  4051f4:	mov	x2, x21
  4051f8:	bl	403400 <ferror@plt+0x1a20>
  4051fc:	add	x0, sp, #0x8
  405200:	mov	x1, x20
  405204:	mov	x2, x19
  405208:	bl	404fe0 <ferror@plt+0x3600>
  40520c:	mov	w0, wzr
  405210:	ldp	x20, x19, [sp, #368]
  405214:	ldp	x22, x21, [sp, #352]
  405218:	ldr	x28, [sp, #336]
  40521c:	ldp	x29, x30, [sp, #320]
  405220:	add	sp, sp, #0x180
  405224:	ret
  405228:	b	405118 <ferror@plt+0x3738>
  40522c:	sub	sp, sp, #0x150
  405230:	stp	x22, x21, [sp, #304]
  405234:	mov	x22, x0
  405238:	mov	w0, #0x8000                	// #32768
  40523c:	stp	x29, x30, [sp, #256]
  405240:	str	x28, [sp, #272]
  405244:	stp	x24, x23, [sp, #288]
  405248:	stp	x20, x19, [sp, #320]
  40524c:	add	x29, sp, #0x100
  405250:	mov	x20, x2
  405254:	mov	x21, x1
  405258:	bl	401750 <malloc@plt>
  40525c:	cbz	x0, 4052c4 <ferror@plt+0x38e4>
  405260:	mov	x19, x0
  405264:	add	x0, sp, #0x8
  405268:	mov	x1, x20
  40526c:	bl	4032bc <ferror@plt+0x18dc>
  405270:	mov	x23, xzr
  405274:	mov	w24, #0x8000                	// #32768
  405278:	add	x0, x19, x23
  40527c:	sub	x2, x24, x23
  405280:	mov	w1, #0x1                   	// #1
  405284:	mov	x3, x22
  405288:	bl	4018e0 <fread@plt>
  40528c:	add	x23, x0, x23
  405290:	cmp	x23, #0x8, lsl #12
  405294:	b.ne	4052b0 <ferror@plt+0x38d0>  // b.any
  405298:	add	x0, sp, #0x8
  40529c:	mov	w2, #0x8000                	// #32768
  4052a0:	mov	x1, x19
  4052a4:	bl	403400 <ferror@plt+0x1a20>
  4052a8:	mov	x23, xzr
  4052ac:	b	405278 <ferror@plt+0x3898>
  4052b0:	cbz	x0, 4052cc <ferror@plt+0x38ec>
  4052b4:	mov	x0, x22
  4052b8:	bl	401870 <feof@plt>
  4052bc:	cbz	w0, 405278 <ferror@plt+0x3898>
  4052c0:	b	4052e0 <ferror@plt+0x3900>
  4052c4:	mov	w20, #0xffffffff            	// #-1
  4052c8:	b	405310 <ferror@plt+0x3930>
  4052cc:	mov	x0, x22
  4052d0:	bl	4019e0 <ferror@plt>
  4052d4:	cbz	w0, 4052e0 <ferror@plt+0x3900>
  4052d8:	mov	w20, #0xffffffff            	// #-1
  4052dc:	b	405308 <ferror@plt+0x3928>
  4052e0:	cbz	x23, 4052f4 <ferror@plt+0x3914>
  4052e4:	add	x0, sp, #0x8
  4052e8:	mov	x1, x19
  4052ec:	mov	x2, x23
  4052f0:	bl	403400 <ferror@plt+0x1a20>
  4052f4:	add	x0, sp, #0x8
  4052f8:	mov	x1, x21
  4052fc:	mov	x2, x20
  405300:	bl	404fe0 <ferror@plt+0x3600>
  405304:	mov	w20, wzr
  405308:	mov	x0, x19
  40530c:	bl	401900 <free@plt>
  405310:	mov	w0, w20
  405314:	ldp	x20, x19, [sp, #320]
  405318:	ldp	x22, x21, [sp, #304]
  40531c:	ldp	x24, x23, [sp, #288]
  405320:	ldr	x28, [sp, #272]
  405324:	ldp	x29, x30, [sp, #256]
  405328:	add	sp, sp, #0x150
  40532c:	ret
  405330:	mov	w0, #0x1                   	// #1
  405334:	b	401afc <ferror@plt+0x11c>
  405338:	stp	x29, x30, [sp, #-96]!
  40533c:	stp	x28, x27, [sp, #16]
  405340:	stp	x26, x25, [sp, #32]
  405344:	stp	x24, x23, [sp, #48]
  405348:	stp	x22, x21, [sp, #64]
  40534c:	stp	x20, x19, [sp, #80]
  405350:	mov	x29, sp
  405354:	mov	x19, x3
  405358:	mov	x20, x2
  40535c:	mov	x24, x1
  405360:	mov	x21, x0
  405364:	bl	401650 <strlen@plt>
  405368:	ldr	x25, [x24]
  40536c:	cbz	x25, 4053f8 <ferror@plt+0x3a18>
  405370:	mov	x22, x0
  405374:	mov	w26, wzr
  405378:	mov	x23, xzr
  40537c:	add	x27, x24, #0x8
  405380:	mov	x28, #0xffffffffffffffff    	// #-1
  405384:	mov	x24, x20
  405388:	mov	x0, x25
  40538c:	mov	x1, x21
  405390:	mov	x2, x22
  405394:	bl	401760 <strncmp@plt>
  405398:	cbnz	w0, 4053d8 <ferror@plt+0x39f8>
  40539c:	mov	x0, x25
  4053a0:	bl	401650 <strlen@plt>
  4053a4:	cmp	x0, x22
  4053a8:	b.eq	4053fc <ferror@plt+0x3a1c>  // b.none
  4053ac:	cmn	x28, #0x1
  4053b0:	b.eq	4053d4 <ferror@plt+0x39f4>  // b.none
  4053b4:	cbz	x20, 4053cc <ferror@plt+0x39ec>
  4053b8:	madd	x0, x28, x19, x20
  4053bc:	mov	x1, x24
  4053c0:	mov	x2, x19
  4053c4:	bl	4017e0 <bcmp@plt>
  4053c8:	cbz	w0, 4053d8 <ferror@plt+0x39f8>
  4053cc:	mov	w26, #0x1                   	// #1
  4053d0:	b	4053d8 <ferror@plt+0x39f8>
  4053d4:	mov	x28, x23
  4053d8:	ldr	x25, [x27, x23, lsl #3]
  4053dc:	add	x23, x23, #0x1
  4053e0:	add	x24, x24, x19
  4053e4:	cbnz	x25, 405388 <ferror@plt+0x39a8>
  4053e8:	tst	w26, #0x1
  4053ec:	mov	x8, #0xfffffffffffffffe    	// #-2
  4053f0:	csel	x0, x8, x28, ne  // ne = any
  4053f4:	b	405400 <ferror@plt+0x3a20>
  4053f8:	mov	x23, #0xffffffffffffffff    	// #-1
  4053fc:	mov	x0, x23
  405400:	ldp	x20, x19, [sp, #80]
  405404:	ldp	x22, x21, [sp, #64]
  405408:	ldp	x24, x23, [sp, #48]
  40540c:	ldp	x26, x25, [sp, #32]
  405410:	ldp	x28, x27, [sp, #16]
  405414:	ldp	x29, x30, [sp], #96
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-48]!
  405420:	adrp	x8, 409000 <ferror@plt+0x7620>
  405424:	adrp	x9, 409000 <ferror@plt+0x7620>
  405428:	add	x8, x8, #0x4b8
  40542c:	add	x9, x9, #0x49d
  405430:	cmn	x2, #0x1
  405434:	stp	x20, x19, [sp, #32]
  405438:	mov	x19, x1
  40543c:	mov	x20, x0
  405440:	csel	x1, x9, x8, eq  // eq = none
  405444:	mov	w2, #0x5                   	// #5
  405448:	mov	x0, xzr
  40544c:	str	x21, [sp, #16]
  405450:	mov	x29, sp
  405454:	bl	401970 <dcgettext@plt>
  405458:	mov	x21, x0
  40545c:	mov	w1, #0x8                   	// #8
  405460:	mov	w0, wzr
  405464:	mov	x2, x19
  405468:	bl	406a50 <ferror@plt+0x5070>
  40546c:	mov	x19, x0
  405470:	mov	w0, #0x1                   	// #1
  405474:	mov	x1, x20
  405478:	bl	406de0 <ferror@plt+0x5400>
  40547c:	mov	x2, x21
  405480:	mov	x3, x19
  405484:	ldp	x20, x19, [sp, #32]
  405488:	ldr	x21, [sp, #16]
  40548c:	mov	x4, x0
  405490:	mov	w0, wzr
  405494:	mov	w1, wzr
  405498:	ldp	x29, x30, [sp], #48
  40549c:	b	401680 <error@plt>
  4054a0:	stp	x29, x30, [sp, #-96]!
  4054a4:	stp	x20, x19, [sp, #80]
  4054a8:	mov	x20, x1
  4054ac:	adrp	x1, 409000 <ferror@plt+0x7620>
  4054b0:	stp	x22, x21, [sp, #64]
  4054b4:	mov	x19, x2
  4054b8:	mov	x21, x0
  4054bc:	add	x1, x1, #0x4d5
  4054c0:	mov	w2, #0x5                   	// #5
  4054c4:	mov	x0, xzr
  4054c8:	stp	x28, x27, [sp, #16]
  4054cc:	stp	x26, x25, [sp, #32]
  4054d0:	stp	x24, x23, [sp, #48]
  4054d4:	mov	x29, sp
  4054d8:	bl	401970 <dcgettext@plt>
  4054dc:	adrp	x26, 41a000 <ferror@plt+0x18620>
  4054e0:	ldr	x1, [x26, #640]
  4054e4:	bl	401980 <fputs_unlocked@plt>
  4054e8:	ldr	x24, [x21]
  4054ec:	cbz	x24, 405584 <ferror@plt+0x3ba4>
  4054f0:	add	x28, x21, #0x8
  4054f4:	adrp	x21, 409000 <ferror@plt+0x7620>
  4054f8:	mov	x27, xzr
  4054fc:	mov	x23, xzr
  405500:	mov	x22, xzr
  405504:	add	x21, x21, #0x4ea
  405508:	cbz	x22, 40554c <ferror@plt+0x3b6c>
  40550c:	add	x1, x20, x27
  405510:	mov	x0, x23
  405514:	mov	x2, x19
  405518:	bl	4017e0 <bcmp@plt>
  40551c:	mov	x25, x27
  405520:	cbnz	w0, 405550 <ferror@plt+0x3b70>
  405524:	ldr	x25, [x26, #640]
  405528:	mov	x0, x24
  40552c:	bl	406df0 <ferror@plt+0x5410>
  405530:	adrp	x2, 409000 <ferror@plt+0x7620>
  405534:	mov	x3, x0
  405538:	mov	w1, #0x1                   	// #1
  40553c:	mov	x0, x25
  405540:	add	x2, x2, #0x4f2
  405544:	bl	4018a0 <__fprintf_chk@plt>
  405548:	b	405574 <ferror@plt+0x3b94>
  40554c:	mov	x25, xzr
  405550:	ldr	x23, [x26, #640]
  405554:	mov	x0, x24
  405558:	bl	406df0 <ferror@plt+0x5410>
  40555c:	mov	x3, x0
  405560:	mov	w1, #0x1                   	// #1
  405564:	mov	x0, x23
  405568:	mov	x2, x21
  40556c:	bl	4018a0 <__fprintf_chk@plt>
  405570:	add	x23, x20, x25
  405574:	ldr	x24, [x28, x22, lsl #3]
  405578:	add	x22, x22, #0x1
  40557c:	add	x27, x27, x19
  405580:	cbnz	x24, 405508 <ferror@plt+0x3b28>
  405584:	ldr	x1, [x26, #640]
  405588:	ldp	x20, x19, [sp, #80]
  40558c:	ldp	x22, x21, [sp, #64]
  405590:	ldp	x24, x23, [sp, #48]
  405594:	ldp	x26, x25, [sp, #32]
  405598:	ldp	x28, x27, [sp, #16]
  40559c:	mov	w0, #0xa                   	// #10
  4055a0:	ldp	x29, x30, [sp], #96
  4055a4:	b	401700 <putc_unlocked@plt>
  4055a8:	stp	x29, x30, [sp, #-64]!
  4055ac:	stp	x24, x23, [sp, #16]
  4055b0:	stp	x22, x21, [sp, #32]
  4055b4:	mov	x21, x3
  4055b8:	mov	x22, x2
  4055bc:	mov	x23, x1
  4055c0:	mov	x24, x0
  4055c4:	mov	x0, x1
  4055c8:	mov	x1, x2
  4055cc:	mov	x2, x3
  4055d0:	mov	x3, x4
  4055d4:	stp	x20, x19, [sp, #48]
  4055d8:	mov	x29, sp
  4055dc:	mov	x19, x5
  4055e0:	mov	x20, x4
  4055e4:	bl	405338 <ferror@plt+0x3958>
  4055e8:	mov	x2, x0
  4055ec:	tbz	x0, #63, 405614 <ferror@plt+0x3c34>
  4055f0:	mov	x0, x24
  4055f4:	mov	x1, x23
  4055f8:	bl	40541c <ferror@plt+0x3a3c>
  4055fc:	mov	x0, x22
  405600:	mov	x1, x21
  405604:	mov	x2, x20
  405608:	bl	4054a0 <ferror@plt+0x3ac0>
  40560c:	blr	x19
  405610:	mov	x2, #0xffffffffffffffff    	// #-1
  405614:	ldp	x20, x19, [sp, #48]
  405618:	ldp	x22, x21, [sp, #32]
  40561c:	ldp	x24, x23, [sp, #16]
  405620:	mov	x0, x2
  405624:	ldp	x29, x30, [sp], #64
  405628:	ret
  40562c:	stp	x29, x30, [sp, #-64]!
  405630:	stp	x22, x21, [sp, #32]
  405634:	stp	x20, x19, [sp, #48]
  405638:	ldr	x20, [x1]
  40563c:	str	x23, [sp, #16]
  405640:	mov	x29, sp
  405644:	cbz	x20, 405694 <ferror@plt+0x3cb4>
  405648:	mov	x22, x2
  40564c:	mov	x23, x1
  405650:	mov	x1, x2
  405654:	mov	x2, x3
  405658:	mov	x19, x3
  40565c:	mov	x21, x0
  405660:	bl	4017e0 <bcmp@plt>
  405664:	cbz	w0, 405694 <ferror@plt+0x3cb4>
  405668:	add	x22, x22, x19
  40566c:	add	x23, x23, #0x8
  405670:	ldr	x20, [x23]
  405674:	cbz	x20, 405694 <ferror@plt+0x3cb4>
  405678:	mov	x0, x21
  40567c:	mov	x1, x22
  405680:	mov	x2, x19
  405684:	bl	4017e0 <bcmp@plt>
  405688:	add	x22, x22, x19
  40568c:	add	x23, x23, #0x8
  405690:	cbnz	w0, 405670 <ferror@plt+0x3c90>
  405694:	mov	x0, x20
  405698:	ldp	x20, x19, [sp, #48]
  40569c:	ldp	x22, x21, [sp, #32]
  4056a0:	ldr	x23, [sp, #16]
  4056a4:	ldp	x29, x30, [sp], #64
  4056a8:	ret
  4056ac:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4056b0:	str	x0, [x8, #736]
  4056b4:	ret
  4056b8:	and	w8, w0, #0x1
  4056bc:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4056c0:	strb	w8, [x9, #744]
  4056c4:	ret
  4056c8:	stp	x29, x30, [sp, #-48]!
  4056cc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4056d0:	ldr	x0, [x8, #664]
  4056d4:	str	x21, [sp, #16]
  4056d8:	stp	x20, x19, [sp, #32]
  4056dc:	mov	x29, sp
  4056e0:	bl	4083d8 <ferror@plt+0x69f8>
  4056e4:	cbz	w0, 405704 <ferror@plt+0x3d24>
  4056e8:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4056ec:	ldrb	w8, [x8, #744]
  4056f0:	cbz	w8, 405724 <ferror@plt+0x3d44>
  4056f4:	bl	4019c0 <__errno_location@plt>
  4056f8:	ldr	w8, [x0]
  4056fc:	cmp	w8, #0x20
  405700:	b.ne	405724 <ferror@plt+0x3d44>  // b.any
  405704:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405708:	ldr	x0, [x8, #640]
  40570c:	bl	4083d8 <ferror@plt+0x69f8>
  405710:	cbnz	w0, 405790 <ferror@plt+0x3db0>
  405714:	ldp	x20, x19, [sp, #32]
  405718:	ldr	x21, [sp, #16]
  40571c:	ldp	x29, x30, [sp], #48
  405720:	ret
  405724:	adrp	x1, 409000 <ferror@plt+0x7620>
  405728:	add	x1, x1, #0x4f7
  40572c:	mov	w2, #0x5                   	// #5
  405730:	mov	x0, xzr
  405734:	bl	401970 <dcgettext@plt>
  405738:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40573c:	ldr	x21, [x8, #736]
  405740:	mov	x19, x0
  405744:	bl	4019c0 <__errno_location@plt>
  405748:	ldr	w20, [x0]
  40574c:	cbnz	x21, 40576c <ferror@plt+0x3d8c>
  405750:	adrp	x2, 409000 <ferror@plt+0x7620>
  405754:	add	x2, x2, #0x4f4
  405758:	mov	w0, wzr
  40575c:	mov	w1, w20
  405760:	mov	x3, x19
  405764:	bl	401680 <error@plt>
  405768:	b	405790 <ferror@plt+0x3db0>
  40576c:	mov	x0, x21
  405770:	bl	406bfc <ferror@plt+0x521c>
  405774:	adrp	x2, 409000 <ferror@plt+0x7620>
  405778:	mov	x3, x0
  40577c:	add	x2, x2, #0x503
  405780:	mov	w0, wzr
  405784:	mov	w1, w20
  405788:	mov	x4, x19
  40578c:	bl	401680 <error@plt>
  405790:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405794:	ldr	w0, [x8, #536]
  405798:	bl	401630 <_exit@plt>
  40579c:	b	401850 <posix_fadvise@plt>
  4057a0:	cbz	x0, 4057d0 <ferror@plt+0x3df0>
  4057a4:	stp	x29, x30, [sp, #-32]!
  4057a8:	str	x19, [sp, #16]
  4057ac:	mov	x29, sp
  4057b0:	mov	w19, w1
  4057b4:	bl	4016f0 <fileno@plt>
  4057b8:	mov	w3, w19
  4057bc:	ldr	x19, [sp, #16]
  4057c0:	mov	x1, xzr
  4057c4:	mov	x2, xzr
  4057c8:	ldp	x29, x30, [sp], #32
  4057cc:	b	401850 <posix_fadvise@plt>
  4057d0:	ret
  4057d4:	stp	x29, x30, [sp, #-48]!
  4057d8:	stp	x22, x21, [sp, #16]
  4057dc:	stp	x20, x19, [sp, #32]
  4057e0:	mov	x29, sp
  4057e4:	mov	x20, x1
  4057e8:	bl	401740 <fopen@plt>
  4057ec:	mov	x19, x0
  4057f0:	cbz	x0, 40586c <ferror@plt+0x3e8c>
  4057f4:	mov	x0, x19
  4057f8:	bl	4016f0 <fileno@plt>
  4057fc:	cmp	w0, #0x2
  405800:	b.hi	40586c <ferror@plt+0x3e8c>  // b.pmore
  405804:	bl	406f40 <ferror@plt+0x5560>
  405808:	tbnz	w0, #31, 405850 <ferror@plt+0x3e70>
  40580c:	mov	w21, w0
  405810:	mov	x0, x19
  405814:	bl	407f44 <ferror@plt+0x6564>
  405818:	cbnz	w0, 405830 <ferror@plt+0x3e50>
  40581c:	mov	w0, w21
  405820:	mov	x1, x20
  405824:	bl	4017b0 <fdopen@plt>
  405828:	mov	x19, x0
  40582c:	cbnz	x0, 40586c <ferror@plt+0x3e8c>
  405830:	bl	4019c0 <__errno_location@plt>
  405834:	ldr	w22, [x0]
  405838:	mov	x20, x0
  40583c:	mov	w0, w21
  405840:	bl	401800 <close@plt>
  405844:	mov	x19, xzr
  405848:	str	w22, [x20]
  40584c:	b	40586c <ferror@plt+0x3e8c>
  405850:	bl	4019c0 <__errno_location@plt>
  405854:	ldr	w21, [x0]
  405858:	mov	x20, x0
  40585c:	mov	x0, x19
  405860:	bl	407f44 <ferror@plt+0x6564>
  405864:	mov	x19, xzr
  405868:	str	w21, [x20]
  40586c:	mov	x0, x19
  405870:	ldp	x20, x19, [sp, #32]
  405874:	ldp	x22, x21, [sp, #16]
  405878:	ldp	x29, x30, [sp], #48
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-32]!
  405884:	stp	x20, x19, [sp, #16]
  405888:	mov	x29, sp
  40588c:	cbz	x0, 40590c <ferror@plt+0x3f2c>
  405890:	mov	w1, #0x2f                  	// #47
  405894:	mov	x19, x0
  405898:	bl	401810 <strrchr@plt>
  40589c:	cmp	x0, #0x0
  4058a0:	csinc	x20, x19, x0, eq  // eq = none
  4058a4:	sub	x8, x20, x19
  4058a8:	cmp	x8, #0x7
  4058ac:	b.lt	4058f0 <ferror@plt+0x3f10>  // b.tstop
  4058b0:	adrp	x1, 409000 <ferror@plt+0x7620>
  4058b4:	sub	x0, x20, #0x7
  4058b8:	add	x1, x1, #0x542
  4058bc:	mov	w2, #0x7                   	// #7
  4058c0:	bl	401760 <strncmp@plt>
  4058c4:	cbnz	w0, 4058f0 <ferror@plt+0x3f10>
  4058c8:	adrp	x1, 409000 <ferror@plt+0x7620>
  4058cc:	add	x1, x1, #0x54a
  4058d0:	mov	w2, #0x3                   	// #3
  4058d4:	mov	x0, x20
  4058d8:	bl	401760 <strncmp@plt>
  4058dc:	mov	x19, x20
  4058e0:	cbnz	w0, 4058f0 <ferror@plt+0x3f10>
  4058e4:	add	x19, x20, #0x3
  4058e8:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4058ec:	str	x19, [x8, #680]
  4058f0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4058f4:	adrp	x9, 41a000 <ferror@plt+0x18620>
  4058f8:	str	x19, [x8, #752]
  4058fc:	str	x19, [x9, #632]
  405900:	ldp	x20, x19, [sp, #16]
  405904:	ldp	x29, x30, [sp], #32
  405908:	ret
  40590c:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405910:	ldr	x1, [x8, #640]
  405914:	adrp	x0, 409000 <ferror@plt+0x7620>
  405918:	add	x0, x0, #0x50a
  40591c:	bl	401660 <fputs@plt>
  405920:	bl	401840 <abort@plt>
  405924:	stp	x29, x30, [sp, #-48]!
  405928:	str	x21, [sp, #16]
  40592c:	stp	x20, x19, [sp, #32]
  405930:	mov	x29, sp
  405934:	mov	x19, x0
  405938:	bl	4019c0 <__errno_location@plt>
  40593c:	ldr	w21, [x0]
  405940:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405944:	add	x8, x8, #0x2f8
  405948:	cmp	x19, #0x0
  40594c:	mov	x20, x0
  405950:	csel	x0, x8, x19, eq  // eq = none
  405954:	mov	w1, #0x38                  	// #56
  405958:	bl	407584 <ferror@plt+0x5ba4>
  40595c:	str	w21, [x20]
  405960:	ldp	x20, x19, [sp, #32]
  405964:	ldr	x21, [sp, #16]
  405968:	ldp	x29, x30, [sp], #48
  40596c:	ret
  405970:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405974:	add	x8, x8, #0x2f8
  405978:	cmp	x0, #0x0
  40597c:	csel	x8, x8, x0, eq  // eq = none
  405980:	ldr	w0, [x8]
  405984:	ret
  405988:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40598c:	add	x8, x8, #0x2f8
  405990:	cmp	x0, #0x0
  405994:	csel	x8, x8, x0, eq  // eq = none
  405998:	str	w1, [x8]
  40599c:	ret
  4059a0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4059a4:	add	x8, x8, #0x2f8
  4059a8:	cmp	x0, #0x0
  4059ac:	ubfx	w9, w1, #5, #3
  4059b0:	csel	x8, x8, x0, eq  // eq = none
  4059b4:	add	x8, x8, w9, uxtw #2
  4059b8:	ldr	w9, [x8, #8]
  4059bc:	lsr	w10, w9, w1
  4059c0:	and	w0, w10, #0x1
  4059c4:	and	w10, w2, #0x1
  4059c8:	eor	w10, w0, w10
  4059cc:	lsl	w10, w10, w1
  4059d0:	eor	w9, w10, w9
  4059d4:	str	w9, [x8, #8]
  4059d8:	ret
  4059dc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4059e0:	add	x8, x8, #0x2f8
  4059e4:	cmp	x0, #0x0
  4059e8:	csel	x8, x8, x0, eq  // eq = none
  4059ec:	ldr	w0, [x8, #4]
  4059f0:	str	w1, [x8, #4]
  4059f4:	ret
  4059f8:	stp	x29, x30, [sp, #-16]!
  4059fc:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405a00:	add	x8, x8, #0x2f8
  405a04:	cmp	x0, #0x0
  405a08:	csel	x8, x8, x0, eq  // eq = none
  405a0c:	mov	w9, #0xa                   	// #10
  405a10:	mov	x29, sp
  405a14:	str	w9, [x8]
  405a18:	cbz	x1, 405a2c <ferror@plt+0x404c>
  405a1c:	cbz	x2, 405a2c <ferror@plt+0x404c>
  405a20:	stp	x1, x2, [x8, #40]
  405a24:	ldp	x29, x30, [sp], #16
  405a28:	ret
  405a2c:	bl	401840 <abort@plt>
  405a30:	sub	sp, sp, #0x60
  405a34:	adrp	x8, 41a000 <ferror@plt+0x18620>
  405a38:	add	x8, x8, #0x2f8
  405a3c:	cmp	x4, #0x0
  405a40:	stp	x29, x30, [sp, #16]
  405a44:	str	x25, [sp, #32]
  405a48:	stp	x24, x23, [sp, #48]
  405a4c:	stp	x22, x21, [sp, #64]
  405a50:	stp	x20, x19, [sp, #80]
  405a54:	add	x29, sp, #0x10
  405a58:	mov	x19, x3
  405a5c:	mov	x20, x2
  405a60:	mov	x21, x1
  405a64:	mov	x22, x0
  405a68:	csel	x24, x8, x4, eq  // eq = none
  405a6c:	bl	4019c0 <__errno_location@plt>
  405a70:	ldp	w4, w5, [x24]
  405a74:	ldp	x7, x8, [x24, #40]
  405a78:	ldr	w25, [x0]
  405a7c:	mov	x23, x0
  405a80:	add	x6, x24, #0x8
  405a84:	mov	x0, x22
  405a88:	mov	x1, x21
  405a8c:	mov	x2, x20
  405a90:	mov	x3, x19
  405a94:	str	x8, [sp]
  405a98:	bl	405abc <ferror@plt+0x40dc>
  405a9c:	str	w25, [x23]
  405aa0:	ldp	x20, x19, [sp, #80]
  405aa4:	ldp	x22, x21, [sp, #64]
  405aa8:	ldp	x24, x23, [sp, #48]
  405aac:	ldr	x25, [sp, #32]
  405ab0:	ldp	x29, x30, [sp, #16]
  405ab4:	add	sp, sp, #0x60
  405ab8:	ret
  405abc:	sub	sp, sp, #0x120
  405ac0:	stp	x29, x30, [sp, #192]
  405ac4:	add	x29, sp, #0xc0
  405ac8:	ldr	x8, [x29, #96]
  405acc:	stp	x28, x27, [sp, #208]
  405ad0:	stp	x26, x25, [sp, #224]
  405ad4:	stp	x24, x23, [sp, #240]
  405ad8:	stp	x22, x21, [sp, #256]
  405adc:	stp	x20, x19, [sp, #272]
  405ae0:	str	x7, [sp, #88]
  405ae4:	stur	x6, [x29, #-40]
  405ae8:	mov	w19, w5
  405aec:	mov	w22, w4
  405af0:	mov	x28, x3
  405af4:	mov	x20, x2
  405af8:	mov	x24, x1
  405afc:	stur	x8, [x29, #-88]
  405b00:	mov	x21, x0
  405b04:	bl	401910 <__ctype_get_mb_cur_max@plt>
  405b08:	mov	w4, w22
  405b0c:	mov	w8, wzr
  405b10:	mov	w14, wzr
  405b14:	str	w19, [sp, #80]
  405b18:	ubfx	w19, w19, #1, #1
  405b1c:	add	x9, x20, #0x1
  405b20:	mov	w25, #0x1                   	// #1
  405b24:	str	x0, [sp, #48]
  405b28:	str	xzr, [sp, #64]
  405b2c:	stur	xzr, [x29, #-64]
  405b30:	stur	xzr, [x29, #-32]
  405b34:	str	wzr, [sp, #72]
  405b38:	stur	x20, [x29, #-80]
  405b3c:	str	x9, [sp, #96]
  405b40:	cmp	w4, #0xa
  405b44:	b.hi	4066dc <ferror@plt+0x4cfc>  // b.pmore
  405b48:	adrp	x12, 409000 <ferror@plt+0x7620>
  405b4c:	mov	w9, w4
  405b50:	add	x12, x12, #0x550
  405b54:	mov	x22, x24
  405b58:	adr	x10, 405b78 <ferror@plt+0x4198>
  405b5c:	ldrb	w11, [x12, x9]
  405b60:	add	x10, x10, x11, lsl #2
  405b64:	ldur	x24, [x29, #-80]
  405b68:	mov	x20, xzr
  405b6c:	mov	w16, wzr
  405b70:	mov	w9, #0x1                   	// #1
  405b74:	br	x10
  405b78:	adrp	x0, 409000 <ferror@plt+0x7620>
  405b7c:	add	x0, x0, #0x6ae
  405b80:	mov	w1, w4
  405b84:	mov	w20, w4
  405b88:	mov	w23, w14
  405b8c:	bl	406e08 <ferror@plt+0x5428>
  405b90:	str	x0, [sp, #88]
  405b94:	adrp	x0, 409000 <ferror@plt+0x7620>
  405b98:	add	x0, x0, #0x6b0
  405b9c:	mov	w1, w20
  405ba0:	bl	406e08 <ferror@plt+0x5428>
  405ba4:	mov	w14, w23
  405ba8:	mov	w4, w20
  405bac:	stur	x0, [x29, #-88]
  405bb0:	tbnz	w19, #0, 405bf0 <ferror@plt+0x4210>
  405bb4:	ldr	x8, [sp, #88]
  405bb8:	ldrb	w9, [x8]
  405bbc:	cbz	w9, 405bf0 <ferror@plt+0x4210>
  405bc0:	mov	w27, w14
  405bc4:	mov	w26, w4
  405bc8:	mov	x10, xzr
  405bcc:	add	x8, x8, #0x1
  405bd0:	cmp	x10, x22
  405bd4:	b.cs	405bdc <ferror@plt+0x41fc>  // b.hs, b.nlast
  405bd8:	strb	w9, [x21, x10]
  405bdc:	ldrb	w9, [x8, x10]
  405be0:	add	x20, x10, #0x1
  405be4:	mov	x10, x20
  405be8:	cbnz	w9, 405bd0 <ferror@plt+0x41f0>
  405bec:	b	405bfc <ferror@plt+0x421c>
  405bf0:	mov	w27, w14
  405bf4:	mov	w26, w4
  405bf8:	mov	x20, xzr
  405bfc:	ldur	x23, [x29, #-88]
  405c00:	mov	x0, x23
  405c04:	bl	401650 <strlen@plt>
  405c08:	stur	x0, [x29, #-32]
  405c0c:	stur	x23, [x29, #-64]
  405c10:	mov	w9, #0x1                   	// #1
  405c14:	mov	w16, w19
  405c18:	mov	w4, w26
  405c1c:	mov	w14, w27
  405c20:	b	405c9c <ferror@plt+0x42bc>
  405c24:	mov	w8, #0x1                   	// #1
  405c28:	b	405c78 <ferror@plt+0x4298>
  405c2c:	mov	w4, wzr
  405c30:	mov	x20, xzr
  405c34:	mov	w16, wzr
  405c38:	mov	w9, w8
  405c3c:	b	405c9c <ferror@plt+0x42bc>
  405c40:	tbnz	w19, #0, 405c78 <ferror@plt+0x4298>
  405c44:	mov	w9, w8
  405c48:	b	406590 <ferror@plt+0x4bb0>
  405c4c:	tbz	w19, #0, 406558 <ferror@plt+0x4b78>
  405c50:	mov	w8, #0x1                   	// #1
  405c54:	stur	x8, [x29, #-32]
  405c58:	adrp	x8, 409000 <ferror@plt+0x7620>
  405c5c:	add	x8, x8, #0x6ac
  405c60:	mov	x20, xzr
  405c64:	mov	w4, #0x5                   	// #5
  405c68:	stur	x8, [x29, #-64]
  405c6c:	mov	w9, #0x1                   	// #1
  405c70:	b	405c98 <ferror@plt+0x42b8>
  405c74:	tbz	w19, #0, 40658c <ferror@plt+0x4bac>
  405c78:	mov	w9, #0x1                   	// #1
  405c7c:	stur	x9, [x29, #-32]
  405c80:	adrp	x9, 409000 <ferror@plt+0x7620>
  405c84:	add	x9, x9, #0x6b0
  405c88:	mov	x20, xzr
  405c8c:	mov	w4, #0x2                   	// #2
  405c90:	stur	x9, [x29, #-64]
  405c94:	mov	w9, w8
  405c98:	mov	w16, #0x1                   	// #1
  405c9c:	mov	w15, w9
  405ca0:	ldp	x8, x9, [x29, #-40]
  405ca4:	eor	w17, w16, #0x1
  405ca8:	stur	w17, [x29, #-68]
  405cac:	mov	x23, xzr
  405cb0:	cmp	x8, #0x0
  405cb4:	cset	w8, eq  // eq = none
  405cb8:	cmp	x9, #0x0
  405cbc:	cset	w9, ne  // ne = any
  405cc0:	cmp	w4, #0x2
  405cc4:	cset	w10, ne  // ne = any
  405cc8:	and	w13, w10, w15
  405ccc:	and	w12, w9, w16
  405cd0:	orr	w10, w10, w17
  405cd4:	and	w17, w9, w13
  405cd8:	orr	w9, w13, w16
  405cdc:	eor	w9, w9, #0x1
  405ce0:	cset	w11, eq  // eq = none
  405ce4:	orr	w8, w8, w9
  405ce8:	and	w12, w15, w12
  405cec:	str	w10, [sp, #84]
  405cf0:	and	w10, w11, w16
  405cf4:	stur	w8, [x29, #-24]
  405cf8:	eor	w8, w15, #0x1
  405cfc:	str	w12, [sp, #56]
  405d00:	str	w10, [sp, #76]
  405d04:	stur	w15, [x29, #-72]
  405d08:	str	w8, [sp, #60]
  405d0c:	stp	w16, w4, [x29, #-48]
  405d10:	stur	w17, [x29, #-52]
  405d14:	cmn	x28, #0x1
  405d18:	b.eq	405d28 <ferror@plt+0x4348>  // b.none
  405d1c:	cmp	x23, x28
  405d20:	b.ne	405d30 <ferror@plt+0x4350>  // b.any
  405d24:	b	4064e8 <ferror@plt+0x4b08>
  405d28:	ldrb	w8, [x24, x23]
  405d2c:	cbz	w8, 4064f0 <ferror@plt+0x4b10>
  405d30:	cbz	w17, 405d70 <ferror@plt+0x4390>
  405d34:	ldur	x8, [x29, #-32]
  405d38:	cmp	x8, #0x2
  405d3c:	add	x19, x23, x8
  405d40:	b.cc	405d68 <ferror@plt+0x4388>  // b.lo, b.ul, b.last
  405d44:	cmn	x28, #0x1
  405d48:	b.ne	405d68 <ferror@plt+0x4388>  // b.any
  405d4c:	mov	x0, x24
  405d50:	mov	w26, w14
  405d54:	bl	401650 <strlen@plt>
  405d58:	ldp	w17, w16, [x29, #-52]
  405d5c:	ldur	w4, [x29, #-44]
  405d60:	mov	w14, w26
  405d64:	mov	x28, x0
  405d68:	cmp	x19, x28
  405d6c:	b.ls	405d78 <ferror@plt+0x4398>  // b.plast
  405d70:	mov	w27, wzr
  405d74:	b	405db0 <ferror@plt+0x43d0>
  405d78:	ldur	x1, [x29, #-64]
  405d7c:	ldur	x2, [x29, #-32]
  405d80:	add	x0, x24, x23
  405d84:	mov	w19, w14
  405d88:	bl	4017e0 <bcmp@plt>
  405d8c:	ldur	w9, [x29, #-68]
  405d90:	cmp	w0, #0x0
  405d94:	cset	w8, ne  // ne = any
  405d98:	cset	w27, eq  // eq = none
  405d9c:	orr	w8, w8, w9
  405da0:	tbz	w8, #0, 4065e8 <ferror@plt+0x4c08>
  405da4:	ldp	w16, w4, [x29, #-48]
  405da8:	ldur	w17, [x29, #-52]
  405dac:	mov	w14, w19
  405db0:	ldrb	w19, [x24, x23]
  405db4:	cmp	w19, #0x7e
  405db8:	b.hi	405fd0 <ferror@plt+0x45f0>  // b.pmore
  405dbc:	adrp	x13, 409000 <ferror@plt+0x7620>
  405dc0:	add	x13, x13, #0x55b
  405dc4:	adr	x12, 405de8 <ferror@plt+0x4408>
  405dc8:	ldrb	w9, [x13, x19]
  405dcc:	add	x12, x12, x9, lsl #2
  405dd0:	mov	w10, wzr
  405dd4:	mov	w8, wzr
  405dd8:	mov	w26, #0x1                   	// #1
  405ddc:	mov	w11, #0x6e                  	// #110
  405de0:	mov	w9, #0x61                  	// #97
  405de4:	br	x12
  405de8:	ldur	w9, [x29, #-24]
  405dec:	tbnz	w9, #0, 405e0c <ferror@plt+0x442c>
  405df0:	ldur	x10, [x29, #-40]
  405df4:	lsr	w9, w19, #5
  405df8:	ldr	w9, [x10, w9, uxtw #2]
  405dfc:	lsr	w9, w9, w19
  405e00:	tbz	w9, #0, 405e0c <ferror@plt+0x442c>
  405e04:	mov	w9, w19
  405e08:	b	405e14 <ferror@plt+0x4434>
  405e0c:	mov	w9, w19
  405e10:	cbz	w27, 406034 <ferror@plt+0x4654>
  405e14:	tbnz	w16, #0, 4065c0 <ferror@plt+0x4be0>
  405e18:	cmp	w4, #0x2
  405e1c:	cset	w8, ne  // ne = any
  405e20:	orr	w8, w8, w14
  405e24:	tbnz	w8, #0, 405e68 <ferror@plt+0x4488>
  405e28:	cmp	x20, x22
  405e2c:	b.cs	405e38 <ferror@plt+0x4458>  // b.hs, b.nlast
  405e30:	mov	w8, #0x27                  	// #39
  405e34:	strb	w8, [x21, x20]
  405e38:	add	x8, x20, #0x1
  405e3c:	cmp	x8, x22
  405e40:	b.cs	405e4c <ferror@plt+0x446c>  // b.hs, b.nlast
  405e44:	mov	w10, #0x24                  	// #36
  405e48:	strb	w10, [x21, x8]
  405e4c:	add	x8, x20, #0x2
  405e50:	cmp	x8, x22
  405e54:	b.cs	405e60 <ferror@plt+0x4480>  // b.hs, b.nlast
  405e58:	mov	w10, #0x27                  	// #39
  405e5c:	strb	w10, [x21, x8]
  405e60:	add	x20, x20, #0x3
  405e64:	mov	w14, #0x1                   	// #1
  405e68:	cmp	x20, x22
  405e6c:	b.cs	405e78 <ferror@plt+0x4498>  // b.hs, b.nlast
  405e70:	mov	w8, #0x5c                  	// #92
  405e74:	strb	w8, [x21, x20]
  405e78:	add	x20, x20, #0x1
  405e7c:	b	40606c <ferror@plt+0x468c>
  405e80:	cmp	x28, #0x1
  405e84:	b.eq	405ea8 <ferror@plt+0x44c8>  // b.none
  405e88:	cmn	x28, #0x1
  405e8c:	b.ne	405eac <ferror@plt+0x44cc>  // b.any
  405e90:	ldrb	w8, [x24, #1]
  405e94:	cbz	w8, 405ea8 <ferror@plt+0x44c8>
  405e98:	mov	w8, wzr
  405e9c:	mov	w26, wzr
  405ea0:	mov	x28, #0xffffffffffffffff    	// #-1
  405ea4:	b	405de8 <ferror@plt+0x4408>
  405ea8:	cbz	x23, 405eb8 <ferror@plt+0x44d8>
  405eac:	mov	w8, wzr
  405eb0:	mov	w26, wzr
  405eb4:	b	405de8 <ferror@plt+0x4408>
  405eb8:	mov	w10, #0x1                   	// #1
  405ebc:	cmp	w4, #0x2
  405ec0:	b.ne	405ec8 <ferror@plt+0x44e8>  // b.any
  405ec4:	tbnz	w16, #0, 4065c0 <ferror@plt+0x4be0>
  405ec8:	mov	w8, wzr
  405ecc:	mov	w26, w10
  405ed0:	b	405de8 <ferror@plt+0x4408>
  405ed4:	cmp	w4, #0x2
  405ed8:	b.ne	40601c <ferror@plt+0x463c>  // b.any
  405edc:	tbz	w16, #0, 406028 <ferror@plt+0x4648>
  405ee0:	b	4065c0 <ferror@plt+0x4be0>
  405ee4:	mov	w9, #0x66                  	// #102
  405ee8:	b	406088 <ferror@plt+0x46a8>
  405eec:	mov	w11, #0x74                  	// #116
  405ef0:	b	405f00 <ferror@plt+0x4520>
  405ef4:	mov	w9, #0x62                  	// #98
  405ef8:	b	406088 <ferror@plt+0x46a8>
  405efc:	mov	w11, #0x72                  	// #114
  405f00:	ldr	w8, [sp, #84]
  405f04:	mov	w9, w11
  405f08:	tbnz	w8, #0, 406088 <ferror@plt+0x46a8>
  405f0c:	b	4065c0 <ferror@plt+0x4be0>
  405f10:	ldur	w8, [x29, #-72]
  405f14:	tbz	w8, #0, 40609c <ferror@plt+0x46bc>
  405f18:	cmp	w4, #0x2
  405f1c:	tbnz	w16, #0, 4066d0 <ferror@plt+0x4cf0>
  405f20:	cset	w8, ne  // ne = any
  405f24:	orr	w8, w8, w14
  405f28:	tbz	w8, #0, 4063d0 <ferror@plt+0x49f0>
  405f2c:	mov	x8, x20
  405f30:	b	406410 <ferror@plt+0x4a30>
  405f34:	cmp	w4, #0x5
  405f38:	b.eq	4061c0 <ferror@plt+0x47e0>  // b.none
  405f3c:	cmp	w4, #0x2
  405f40:	b.ne	406270 <ferror@plt+0x4890>  // b.any
  405f44:	tbz	w16, #0, 406270 <ferror@plt+0x4890>
  405f48:	b	4065c0 <ferror@plt+0x4be0>
  405f4c:	mov	w9, #0x76                  	// #118
  405f50:	b	406088 <ferror@plt+0x46a8>
  405f54:	cmp	w4, #0x2
  405f58:	b.ne	4060ac <ferror@plt+0x46cc>  // b.any
  405f5c:	tbnz	w16, #0, 4065c0 <ferror@plt+0x4be0>
  405f60:	ldr	x10, [sp, #64]
  405f64:	cmp	x22, #0x0
  405f68:	cset	w8, eq  // eq = none
  405f6c:	cmp	x10, #0x0
  405f70:	cset	w9, ne  // ne = any
  405f74:	orr	w8, w9, w8
  405f78:	cmp	w8, #0x0
  405f7c:	csel	x10, x10, x22, ne  // ne = any
  405f80:	csel	x22, x22, xzr, ne  // ne = any
  405f84:	cmp	x20, x22
  405f88:	str	x10, [sp, #64]
  405f8c:	b.cs	405f98 <ferror@plt+0x45b8>  // b.hs, b.nlast
  405f90:	mov	w8, #0x27                  	// #39
  405f94:	strb	w8, [x21, x20]
  405f98:	add	x8, x20, #0x1
  405f9c:	cmp	x8, x22
  405fa0:	b.cs	405fac <ferror@plt+0x45cc>  // b.hs, b.nlast
  405fa4:	mov	w9, #0x5c                  	// #92
  405fa8:	strb	w9, [x21, x8]
  405fac:	add	x8, x20, #0x2
  405fb0:	cmp	x8, x22
  405fb4:	b.cs	405fc0 <ferror@plt+0x45e0>  // b.hs, b.nlast
  405fb8:	mov	w9, #0x27                  	// #39
  405fbc:	strb	w9, [x21, x8]
  405fc0:	mov	w14, wzr
  405fc4:	mov	w8, wzr
  405fc8:	add	x20, x20, #0x3
  405fcc:	b	4060b0 <ferror@plt+0x46d0>
  405fd0:	ldr	x8, [sp, #48]
  405fd4:	str	w14, [sp, #28]
  405fd8:	cmp	x8, #0x1
  405fdc:	b.ne	4060c4 <ferror@plt+0x46e4>  // b.any
  405fe0:	bl	4018c0 <__ctype_b_loc@plt>
  405fe4:	ldr	x8, [x0]
  405fe8:	mov	w11, #0x1                   	// #1
  405fec:	ldrh	w8, [x8, x19, lsl #1]
  405ff0:	ubfx	w26, w8, #14, #1
  405ff4:	ldr	w8, [sp, #60]
  405ff8:	ldp	w16, w4, [x29, #-48]
  405ffc:	ldr	w14, [sp, #28]
  406000:	ldur	w17, [x29, #-52]
  406004:	cmp	x11, #0x1
  406008:	orr	w8, w26, w8
  40600c:	b.hi	406280 <ferror@plt+0x48a0>  // b.pmore
  406010:	tbz	w8, #0, 406280 <ferror@plt+0x48a0>
  406014:	mov	w8, wzr
  406018:	b	405de8 <ferror@plt+0x4408>
  40601c:	ldr	w8, [sp, #56]
  406020:	mov	w9, #0x5c                  	// #92
  406024:	tbz	w8, #0, 406088 <ferror@plt+0x46a8>
  406028:	mov	w8, wzr
  40602c:	mov	w26, wzr
  406030:	mov	w19, #0x5c                  	// #92
  406034:	tbnz	w8, #0, 406068 <ferror@plt+0x4688>
  406038:	tbz	w14, #0, 406068 <ferror@plt+0x4688>
  40603c:	cmp	x20, x22
  406040:	b.cs	40604c <ferror@plt+0x466c>  // b.hs, b.nlast
  406044:	mov	w8, #0x27                  	// #39
  406048:	strb	w8, [x21, x20]
  40604c:	add	x8, x20, #0x1
  406050:	cmp	x8, x22
  406054:	b.cs	406060 <ferror@plt+0x4680>  // b.hs, b.nlast
  406058:	mov	w9, #0x27                  	// #39
  40605c:	strb	w9, [x21, x8]
  406060:	mov	w14, wzr
  406064:	add	x20, x20, #0x2
  406068:	mov	w9, w19
  40606c:	cmp	x20, x22
  406070:	b.cs	406078 <ferror@plt+0x4698>  // b.hs, b.nlast
  406074:	strb	w9, [x21, x20]
  406078:	add	x20, x20, #0x1
  40607c:	and	w25, w25, w26
  406080:	add	x23, x23, #0x1
  406084:	b	405d14 <ferror@plt+0x4334>
  406088:	ldur	w10, [x29, #-72]
  40608c:	mov	w8, wzr
  406090:	mov	w26, wzr
  406094:	tbz	w10, #0, 405de8 <ferror@plt+0x4408>
  406098:	b	405e14 <ferror@plt+0x4434>
  40609c:	ldr	w8, [sp, #80]
  4060a0:	tbnz	w8, #0, 406080 <ferror@plt+0x46a0>
  4060a4:	mov	w19, wzr
  4060a8:	b	405eac <ferror@plt+0x44cc>
  4060ac:	mov	w8, wzr
  4060b0:	mov	w9, #0x1                   	// #1
  4060b4:	mov	w19, #0x27                  	// #39
  4060b8:	str	w9, [sp, #72]
  4060bc:	mov	w26, #0x1                   	// #1
  4060c0:	b	405de8 <ferror@plt+0x4408>
  4060c4:	cmn	x28, #0x1
  4060c8:	stur	xzr, [x29, #-16]
  4060cc:	b.ne	4060dc <ferror@plt+0x46fc>  // b.any
  4060d0:	mov	x0, x24
  4060d4:	bl	401650 <strlen@plt>
  4060d8:	mov	x28, x0
  4060dc:	ldr	x8, [sp, #96]
  4060e0:	mov	x11, xzr
  4060e4:	mov	w26, #0x1                   	// #1
  4060e8:	str	x21, [sp, #32]
  4060ec:	add	x8, x8, x23
  4060f0:	str	x8, [sp, #16]
  4060f4:	add	x21, x11, x23
  4060f8:	add	x1, x24, x21
  4060fc:	sub	x2, x28, x21
  406100:	sub	x0, x29, #0x14
  406104:	sub	x3, x29, #0x10
  406108:	str	x11, [sp, #40]
  40610c:	bl	408368 <ferror@plt+0x6988>
  406110:	cbz	x0, 4064c8 <ferror@plt+0x4ae8>
  406114:	mov	x24, x0
  406118:	cmn	x0, #0x1
  40611c:	b.eq	4064c4 <ferror@plt+0x4ae4>  // b.none
  406120:	cmn	x24, #0x2
  406124:	b.eq	406488 <ferror@plt+0x4aa8>  // b.none
  406128:	ldr	w9, [sp, #76]
  40612c:	ldr	x21, [sp, #32]
  406130:	cmp	x24, #0x2
  406134:	cset	w8, cc  // cc = lo, ul, last
  406138:	eor	w9, w9, #0x1
  40613c:	mov	x12, #0x2b                  	// #43
  406140:	orr	w8, w9, w8
  406144:	mov	w11, #0x1                   	// #1
  406148:	movk	x12, #0x2, lsl #32
  40614c:	tbnz	w8, #0, 406188 <ferror@plt+0x47a8>
  406150:	ldr	x9, [sp, #40]
  406154:	ldr	x10, [sp, #16]
  406158:	sub	x8, x24, #0x1
  40615c:	add	x9, x10, x9
  406160:	ldrb	w10, [x9]
  406164:	sub	w10, w10, #0x5b
  406168:	cmp	w10, #0x21
  40616c:	b.hi	40617c <ferror@plt+0x479c>  // b.pmore
  406170:	lsl	x10, x11, x10
  406174:	tst	x10, x12
  406178:	b.ne	4065f4 <ferror@plt+0x4c14>  // b.any
  40617c:	subs	x8, x8, #0x1
  406180:	add	x9, x9, #0x1
  406184:	b.ne	406160 <ferror@plt+0x4780>  // b.any
  406188:	ldur	w0, [x29, #-20]
  40618c:	bl	4019a0 <iswprint@plt>
  406190:	ldr	x21, [sp, #40]
  406194:	cmp	w0, #0x0
  406198:	cset	w8, ne  // ne = any
  40619c:	sub	x0, x29, #0x10
  4061a0:	and	w26, w26, w8
  4061a4:	add	x21, x24, x21
  4061a8:	bl	401860 <mbsinit@plt>
  4061ac:	mov	x11, x21
  4061b0:	ldr	x21, [sp, #32]
  4061b4:	ldur	x24, [x29, #-80]
  4061b8:	cbz	w0, 4060f4 <ferror@plt+0x4714>
  4061bc:	b	405ff4 <ferror@plt+0x4614>
  4061c0:	ldr	w8, [sp, #80]
  4061c4:	tbz	w8, #2, 406270 <ferror@plt+0x4890>
  4061c8:	add	x9, x23, #0x2
  4061cc:	cmp	x9, x28
  4061d0:	b.cs	406270 <ferror@plt+0x4890>  // b.hs, b.nlast
  4061d4:	add	x8, x23, x24
  4061d8:	ldrb	w8, [x8, #1]
  4061dc:	cmp	w8, #0x3f
  4061e0:	b.ne	406270 <ferror@plt+0x4890>  // b.any
  4061e4:	ldrb	w19, [x24, x9]
  4061e8:	mov	w8, wzr
  4061ec:	cmp	w19, #0x3e
  4061f0:	b.hi	4064dc <ferror@plt+0x4afc>  // b.pmore
  4061f4:	mov	w10, #0x1                   	// #1
  4061f8:	mov	x11, #0xa38200000000        	// #179778741075968
  4061fc:	lsl	x10, x10, x19
  406200:	movk	x11, #0x7000, lsl #48
  406204:	tst	x10, x11
  406208:	b.eq	4064dc <ferror@plt+0x4afc>  // b.none
  40620c:	tbnz	w16, #0, 4065c0 <ferror@plt+0x4be0>
  406210:	cmp	x20, x22
  406214:	b.cs	406220 <ferror@plt+0x4840>  // b.hs, b.nlast
  406218:	mov	w8, #0x3f                  	// #63
  40621c:	strb	w8, [x21, x20]
  406220:	add	x8, x20, #0x1
  406224:	cmp	x8, x22
  406228:	b.cs	406234 <ferror@plt+0x4854>  // b.hs, b.nlast
  40622c:	mov	w10, #0x22                  	// #34
  406230:	strb	w10, [x21, x8]
  406234:	add	x8, x20, #0x2
  406238:	cmp	x8, x22
  40623c:	b.cs	406248 <ferror@plt+0x4868>  // b.hs, b.nlast
  406240:	mov	w10, #0x22                  	// #34
  406244:	strb	w10, [x21, x8]
  406248:	add	x8, x20, #0x3
  40624c:	cmp	x8, x22
  406250:	b.cs	40625c <ferror@plt+0x487c>  // b.hs, b.nlast
  406254:	mov	w10, #0x3f                  	// #63
  406258:	strb	w10, [x21, x8]
  40625c:	mov	w8, wzr
  406260:	mov	w26, wzr
  406264:	add	x20, x20, #0x4
  406268:	mov	x23, x9
  40626c:	b	405de8 <ferror@plt+0x4408>
  406270:	mov	w8, wzr
  406274:	mov	w26, wzr
  406278:	mov	w19, #0x3f                  	// #63
  40627c:	b	405de8 <ferror@plt+0x4408>
  406280:	mov	w10, wzr
  406284:	add	x9, x11, x23
  406288:	tbz	w8, #0, 4062e8 <ferror@plt+0x4908>
  40628c:	b	406394 <ferror@plt+0x49b4>
  406290:	and	w12, w10, #0x1
  406294:	orn	w12, w12, w14
  406298:	tbnz	w12, #0, 4062c8 <ferror@plt+0x48e8>
  40629c:	cmp	x20, x22
  4062a0:	b.cs	4062ac <ferror@plt+0x48cc>  // b.hs, b.nlast
  4062a4:	mov	w12, #0x27                  	// #39
  4062a8:	strb	w12, [x21, x20]
  4062ac:	add	x12, x20, #0x1
  4062b0:	cmp	x12, x22
  4062b4:	b.cs	4062c0 <ferror@plt+0x48e0>  // b.hs, b.nlast
  4062b8:	mov	w13, #0x27                  	// #39
  4062bc:	strb	w13, [x21, x12]
  4062c0:	mov	w14, wzr
  4062c4:	add	x20, x20, #0x2
  4062c8:	cmp	x20, x22
  4062cc:	b.cs	4062d4 <ferror@plt+0x48f4>  // b.hs, b.nlast
  4062d0:	strb	w19, [x21, x20]
  4062d4:	ldr	x12, [sp, #96]
  4062d8:	add	x20, x20, #0x1
  4062dc:	ldrb	w19, [x12, x23]
  4062e0:	mov	x23, x11
  4062e4:	tbnz	w8, #0, 406394 <ferror@plt+0x49b4>
  4062e8:	tbnz	w16, #0, 4065c0 <ferror@plt+0x4be0>
  4062ec:	cmp	w4, #0x2
  4062f0:	cset	w10, ne  // ne = any
  4062f4:	orr	w10, w10, w14
  4062f8:	tbnz	w10, #0, 40633c <ferror@plt+0x495c>
  4062fc:	cmp	x20, x22
  406300:	b.cs	40630c <ferror@plt+0x492c>  // b.hs, b.nlast
  406304:	mov	w10, #0x27                  	// #39
  406308:	strb	w10, [x21, x20]
  40630c:	add	x10, x20, #0x1
  406310:	cmp	x10, x22
  406314:	b.cs	406320 <ferror@plt+0x4940>  // b.hs, b.nlast
  406318:	mov	w11, #0x24                  	// #36
  40631c:	strb	w11, [x21, x10]
  406320:	add	x10, x20, #0x2
  406324:	cmp	x10, x22
  406328:	b.cs	406334 <ferror@plt+0x4954>  // b.hs, b.nlast
  40632c:	mov	w11, #0x27                  	// #39
  406330:	strb	w11, [x21, x10]
  406334:	add	x20, x20, #0x3
  406338:	mov	w14, #0x1                   	// #1
  40633c:	cmp	x20, x22
  406340:	b.cs	40634c <ferror@plt+0x496c>  // b.hs, b.nlast
  406344:	mov	w10, #0x5c                  	// #92
  406348:	strb	w10, [x21, x20]
  40634c:	add	x10, x20, #0x1
  406350:	cmp	x10, x22
  406354:	b.cs	406364 <ferror@plt+0x4984>  // b.hs, b.nlast
  406358:	mov	w11, #0x30                  	// #48
  40635c:	bfxil	w11, w19, #6, #2
  406360:	strb	w11, [x21, x10]
  406364:	add	x10, x20, #0x2
  406368:	cmp	x10, x22
  40636c:	b.cs	40637c <ferror@plt+0x499c>  // b.hs, b.nlast
  406370:	mov	w11, #0x30                  	// #48
  406374:	bfxil	w11, w19, #3, #3
  406378:	strb	w11, [x21, x10]
  40637c:	mov	w11, #0x30                  	// #48
  406380:	bfxil	w11, w19, #0, #3
  406384:	add	x20, x20, #0x3
  406388:	mov	w10, #0x1                   	// #1
  40638c:	mov	w19, w11
  406390:	b	4063b8 <ferror@plt+0x49d8>
  406394:	tbz	w27, #0, 4063b4 <ferror@plt+0x49d4>
  406398:	cmp	x20, x22
  40639c:	b.cs	4063a8 <ferror@plt+0x49c8>  // b.hs, b.nlast
  4063a0:	mov	w11, #0x5c                  	// #92
  4063a4:	strb	w11, [x21, x20]
  4063a8:	mov	w27, wzr
  4063ac:	add	x20, x20, #0x1
  4063b0:	b	4063b8 <ferror@plt+0x49d8>
  4063b4:	mov	w27, wzr
  4063b8:	add	x11, x23, #0x1
  4063bc:	cmp	x9, x11
  4063c0:	b.hi	406290 <ferror@plt+0x48b0>  // b.pmore
  4063c4:	and	w8, w10, #0x1
  4063c8:	tbz	w8, #0, 406038 <ferror@plt+0x4658>
  4063cc:	b	406068 <ferror@plt+0x4688>
  4063d0:	cmp	x20, x22
  4063d4:	b.cs	4063e0 <ferror@plt+0x4a00>  // b.hs, b.nlast
  4063d8:	mov	w8, #0x27                  	// #39
  4063dc:	strb	w8, [x21, x20]
  4063e0:	add	x8, x20, #0x1
  4063e4:	cmp	x8, x22
  4063e8:	b.cs	4063f4 <ferror@plt+0x4a14>  // b.hs, b.nlast
  4063ec:	mov	w9, #0x24                  	// #36
  4063f0:	strb	w9, [x21, x8]
  4063f4:	add	x8, x20, #0x2
  4063f8:	cmp	x8, x22
  4063fc:	b.cs	406408 <ferror@plt+0x4a28>  // b.hs, b.nlast
  406400:	mov	w9, #0x27                  	// #39
  406404:	strb	w9, [x21, x8]
  406408:	add	x8, x20, #0x3
  40640c:	mov	w14, #0x1                   	// #1
  406410:	cmp	x8, x22
  406414:	b.cs	406420 <ferror@plt+0x4a40>  // b.hs, b.nlast
  406418:	mov	w9, #0x5c                  	// #92
  40641c:	strb	w9, [x21, x8]
  406420:	cmp	w4, #0x2
  406424:	add	x20, x8, #0x1
  406428:	b.eq	406478 <ferror@plt+0x4a98>  // b.none
  40642c:	add	x9, x23, #0x1
  406430:	cmp	x9, x28
  406434:	b.cs	406478 <ferror@plt+0x4a98>  // b.hs, b.nlast
  406438:	ldrb	w9, [x24, x9]
  40643c:	sub	w9, w9, #0x30
  406440:	cmp	w9, #0x9
  406444:	b.hi	406478 <ferror@plt+0x4a98>  // b.pmore
  406448:	cmp	x20, x22
  40644c:	b.cs	406458 <ferror@plt+0x4a78>  // b.hs, b.nlast
  406450:	mov	w9, #0x30                  	// #48
  406454:	strb	w9, [x21, x20]
  406458:	add	x9, x8, #0x2
  40645c:	cmp	x9, x22
  406460:	b.cs	40646c <ferror@plt+0x4a8c>  // b.hs, b.nlast
  406464:	mov	w10, #0x30                  	// #48
  406468:	strb	w10, [x21, x9]
  40646c:	mov	w26, wzr
  406470:	add	x20, x8, #0x3
  406474:	b	40647c <ferror@plt+0x4a9c>
  406478:	mov	w26, wzr
  40647c:	mov	w8, #0x1                   	// #1
  406480:	mov	w19, #0x30                  	// #48
  406484:	b	405de8 <ferror@plt+0x4408>
  406488:	cmp	x28, x21
  40648c:	b.ls	4064c4 <ferror@plt+0x4ae4>  // b.plast
  406490:	ldur	x24, [x29, #-80]
  406494:	ldp	x21, x11, [sp, #32]
  406498:	sub	x8, x28, x23
  40649c:	add	x9, x24, x23
  4064a0:	ldrb	w10, [x9, x11]
  4064a4:	cbz	w10, 4064d4 <ferror@plt+0x4af4>
  4064a8:	add	x11, x11, #0x1
  4064ac:	add	x10, x23, x11
  4064b0:	cmp	x10, x28
  4064b4:	b.cc	4064a0 <ferror@plt+0x4ac0>  // b.lo, b.ul, b.last
  4064b8:	mov	w26, wzr
  4064bc:	mov	x11, x8
  4064c0:	b	405ff4 <ferror@plt+0x4614>
  4064c4:	mov	w26, wzr
  4064c8:	ldp	x21, x11, [sp, #32]
  4064cc:	ldur	x24, [x29, #-80]
  4064d0:	b	405ff4 <ferror@plt+0x4614>
  4064d4:	mov	w26, wzr
  4064d8:	b	405ff4 <ferror@plt+0x4614>
  4064dc:	mov	w19, #0x3f                  	// #63
  4064e0:	mov	w26, w8
  4064e4:	b	405de8 <ferror@plt+0x4408>
  4064e8:	mov	x28, x23
  4064ec:	b	4064f4 <ferror@plt+0x4b14>
  4064f0:	mov	x28, #0xffffffffffffffff    	// #-1
  4064f4:	cmp	w4, #0x2
  4064f8:	ldur	w10, [x29, #-72]
  4064fc:	cset	w8, eq  // eq = none
  406500:	cmp	x20, #0x0
  406504:	cset	w9, eq  // eq = none
  406508:	and	w8, w8, w9
  40650c:	and	w8, w16, w8
  406510:	tbnz	w8, #0, 4065c4 <ferror@plt+0x4be4>
  406514:	cmp	w4, #0x2
  406518:	cset	w8, ne  // ne = any
  40651c:	orr	w8, w16, w8
  406520:	tbnz	w8, #0, 406690 <ferror@plt+0x4cb0>
  406524:	ldr	w8, [sp, #72]
  406528:	eor	w8, w8, #0x1
  40652c:	tbnz	w8, #0, 406690 <ferror@plt+0x4cb0>
  406530:	tbnz	w25, #0, 406660 <ferror@plt+0x4c80>
  406534:	ldr	x24, [sp, #64]
  406538:	mov	w19, wzr
  40653c:	cbz	x24, 40668c <ferror@plt+0x4cac>
  406540:	mov	w4, #0x2                   	// #2
  406544:	mov	w8, w10
  406548:	mov	w25, w19
  40654c:	mov	w16, w19
  406550:	cbz	x22, 405b40 <ferror@plt+0x4160>
  406554:	b	406690 <ferror@plt+0x4cb0>
  406558:	mov	w16, wzr
  40655c:	cbz	x22, 406568 <ferror@plt+0x4b88>
  406560:	mov	w8, #0x22                  	// #34
  406564:	strb	w8, [x21]
  406568:	adrp	x8, 409000 <ferror@plt+0x7620>
  40656c:	add	x8, x8, #0x6ac
  406570:	stur	x8, [x29, #-64]
  406574:	mov	w8, #0x1                   	// #1
  406578:	mov	w20, #0x1                   	// #1
  40657c:	mov	w4, #0x5                   	// #5
  406580:	stur	x8, [x29, #-32]
  406584:	mov	w9, #0x1                   	// #1
  406588:	b	405c9c <ferror@plt+0x42bc>
  40658c:	mov	w9, #0x1                   	// #1
  406590:	mov	w16, wzr
  406594:	cbz	x22, 4065a0 <ferror@plt+0x4bc0>
  406598:	mov	w8, #0x27                  	// #39
  40659c:	strb	w8, [x21]
  4065a0:	adrp	x8, 409000 <ferror@plt+0x7620>
  4065a4:	add	x8, x8, #0x6b0
  4065a8:	stur	x8, [x29, #-64]
  4065ac:	mov	w8, #0x1                   	// #1
  4065b0:	mov	w4, #0x2                   	// #2
  4065b4:	mov	w20, #0x1                   	// #1
  4065b8:	stur	x8, [x29, #-32]
  4065bc:	b	405c9c <ferror@plt+0x42bc>
  4065c0:	ldur	w10, [x29, #-72]
  4065c4:	tst	w10, #0x1
  4065c8:	mov	w8, #0x2                   	// #2
  4065cc:	mov	w9, #0x4                   	// #4
  4065d0:	csel	w8, w9, w8, ne  // ne = any
  4065d4:	cmp	w4, #0x2
  4065d8:	b.ne	4065e0 <ferror@plt+0x4c00>  // b.any
  4065dc:	mov	w4, w8
  4065e0:	ldr	x7, [sp, #88]
  4065e4:	b	406610 <ferror@plt+0x4c30>
  4065e8:	ldr	x7, [sp, #88]
  4065ec:	ldur	w4, [x29, #-44]
  4065f0:	b	406610 <ferror@plt+0x4c30>
  4065f4:	ldur	w8, [x29, #-72]
  4065f8:	ldr	x7, [sp, #88]
  4065fc:	ldur	x24, [x29, #-80]
  406600:	mov	w9, #0x4                   	// #4
  406604:	tst	w8, #0x1
  406608:	mov	w8, #0x2                   	// #2
  40660c:	csel	w4, w9, w8, ne  // ne = any
  406610:	ldr	w8, [sp, #80]
  406614:	mov	x0, x21
  406618:	mov	x1, x22
  40661c:	mov	x2, x24
  406620:	and	w5, w8, #0xfffffffd
  406624:	ldur	x8, [x29, #-88]
  406628:	mov	x3, x28
  40662c:	mov	x6, xzr
  406630:	str	x8, [sp]
  406634:	bl	405abc <ferror@plt+0x40dc>
  406638:	mov	x20, x0
  40663c:	mov	x0, x20
  406640:	ldp	x20, x19, [sp, #272]
  406644:	ldp	x22, x21, [sp, #256]
  406648:	ldp	x24, x23, [sp, #240]
  40664c:	ldp	x26, x25, [sp, #224]
  406650:	ldp	x28, x27, [sp, #208]
  406654:	ldp	x29, x30, [sp, #192]
  406658:	add	sp, sp, #0x120
  40665c:	ret
  406660:	ldur	x8, [x29, #-88]
  406664:	ldr	x1, [sp, #64]
  406668:	ldur	x2, [x29, #-80]
  40666c:	ldr	w5, [sp, #80]
  406670:	ldur	x6, [x29, #-40]
  406674:	ldr	x7, [sp, #88]
  406678:	mov	w4, #0x5                   	// #5
  40667c:	str	x8, [sp]
  406680:	mov	x0, x21
  406684:	mov	x3, x28
  406688:	b	406634 <ferror@plt+0x4c54>
  40668c:	mov	w16, w19
  406690:	ldur	x8, [x29, #-64]
  406694:	cbz	x8, 4066c0 <ferror@plt+0x4ce0>
  406698:	tbnz	w16, #0, 4066c0 <ferror@plt+0x4ce0>
  40669c:	ldrb	w9, [x8]
  4066a0:	cbz	w9, 4066c0 <ferror@plt+0x4ce0>
  4066a4:	add	x8, x8, #0x1
  4066a8:	cmp	x20, x22
  4066ac:	b.cs	4066b4 <ferror@plt+0x4cd4>  // b.hs, b.nlast
  4066b0:	strb	w9, [x21, x20]
  4066b4:	ldrb	w9, [x8], #1
  4066b8:	add	x20, x20, #0x1
  4066bc:	cbnz	w9, 4066a8 <ferror@plt+0x4cc8>
  4066c0:	cmp	x20, x22
  4066c4:	b.cs	40663c <ferror@plt+0x4c5c>  // b.hs, b.nlast
  4066c8:	strb	wzr, [x21, x20]
  4066cc:	b	40663c <ferror@plt+0x4c5c>
  4066d0:	b.ne	4065e0 <ferror@plt+0x4c00>  // b.any
  4066d4:	mov	w4, #0x4                   	// #4
  4066d8:	b	4065e0 <ferror@plt+0x4c00>
  4066dc:	bl	401840 <abort@plt>
  4066e0:	mov	x3, x2
  4066e4:	mov	x2, xzr
  4066e8:	b	4066ec <ferror@plt+0x4d0c>
  4066ec:	sub	sp, sp, #0x70
  4066f0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4066f4:	add	x8, x8, #0x2f8
  4066f8:	cmp	x3, #0x0
  4066fc:	stp	x29, x30, [sp, #16]
  406700:	stp	x28, x27, [sp, #32]
  406704:	stp	x26, x25, [sp, #48]
  406708:	stp	x24, x23, [sp, #64]
  40670c:	stp	x22, x21, [sp, #80]
  406710:	stp	x20, x19, [sp, #96]
  406714:	add	x29, sp, #0x10
  406718:	mov	x19, x2
  40671c:	mov	x22, x1
  406720:	mov	x23, x0
  406724:	csel	x21, x8, x3, eq  // eq = none
  406728:	bl	4019c0 <__errno_location@plt>
  40672c:	ldp	w4, w8, [x21]
  406730:	cmp	x19, #0x0
  406734:	ldp	x7, x9, [x21, #40]
  406738:	ldr	w28, [x0]
  40673c:	cset	w10, eq  // eq = none
  406740:	orr	w25, w8, w10
  406744:	add	x26, x21, #0x8
  406748:	mov	x24, x0
  40674c:	mov	x0, xzr
  406750:	mov	x1, xzr
  406754:	mov	x2, x23
  406758:	mov	x3, x22
  40675c:	mov	w5, w25
  406760:	mov	x6, x26
  406764:	str	x9, [sp]
  406768:	bl	405abc <ferror@plt+0x40dc>
  40676c:	add	x27, x0, #0x1
  406770:	mov	x20, x0
  406774:	mov	x0, x27
  406778:	bl	4073d4 <ferror@plt+0x59f4>
  40677c:	ldr	w4, [x21]
  406780:	ldp	x7, x8, [x21, #40]
  406784:	mov	x1, x27
  406788:	mov	x2, x23
  40678c:	mov	x3, x22
  406790:	mov	w5, w25
  406794:	mov	x6, x26
  406798:	mov	x21, x0
  40679c:	str	x8, [sp]
  4067a0:	bl	405abc <ferror@plt+0x40dc>
  4067a4:	str	w28, [x24]
  4067a8:	cbz	x19, 4067b0 <ferror@plt+0x4dd0>
  4067ac:	str	x20, [x19]
  4067b0:	mov	x0, x21
  4067b4:	ldp	x20, x19, [sp, #96]
  4067b8:	ldp	x22, x21, [sp, #80]
  4067bc:	ldp	x24, x23, [sp, #64]
  4067c0:	ldp	x26, x25, [sp, #48]
  4067c4:	ldp	x28, x27, [sp, #32]
  4067c8:	ldp	x29, x30, [sp, #16]
  4067cc:	add	sp, sp, #0x70
  4067d0:	ret
  4067d4:	stp	x29, x30, [sp, #-64]!
  4067d8:	stp	x20, x19, [sp, #48]
  4067dc:	adrp	x20, 41a000 <ferror@plt+0x18620>
  4067e0:	stp	x22, x21, [sp, #32]
  4067e4:	ldr	w8, [x20, #552]
  4067e8:	adrp	x21, 41a000 <ferror@plt+0x18620>
  4067ec:	ldr	x19, [x21, #544]
  4067f0:	str	x23, [sp, #16]
  4067f4:	cmp	w8, #0x2
  4067f8:	mov	x29, sp
  4067fc:	b.lt	406820 <ferror@plt+0x4e40>  // b.tstop
  406800:	add	x22, x19, #0x18
  406804:	mov	w23, #0x1                   	// #1
  406808:	ldr	x0, [x22], #16
  40680c:	bl	401900 <free@plt>
  406810:	ldrsw	x8, [x20, #552]
  406814:	add	x23, x23, #0x1
  406818:	cmp	x23, x8
  40681c:	b.lt	406808 <ferror@plt+0x4e28>  // b.tstop
  406820:	ldr	x0, [x19, #8]
  406824:	adrp	x23, 41a000 <ferror@plt+0x18620>
  406828:	add	x23, x23, #0x330
  40682c:	adrp	x22, 41a000 <ferror@plt+0x18620>
  406830:	cmp	x0, x23
  406834:	add	x22, x22, #0x230
  406838:	b.eq	406848 <ferror@plt+0x4e68>  // b.none
  40683c:	bl	401900 <free@plt>
  406840:	mov	w8, #0x100                 	// #256
  406844:	stp	x8, x23, [x22]
  406848:	cmp	x19, x22
  40684c:	b.eq	40685c <ferror@plt+0x4e7c>  // b.none
  406850:	mov	x0, x19
  406854:	bl	401900 <free@plt>
  406858:	str	x22, [x21, #544]
  40685c:	mov	w8, #0x1                   	// #1
  406860:	str	w8, [x20, #552]
  406864:	ldp	x20, x19, [sp, #48]
  406868:	ldp	x22, x21, [sp, #32]
  40686c:	ldr	x23, [sp, #16]
  406870:	ldp	x29, x30, [sp], #64
  406874:	ret
  406878:	adrp	x3, 41a000 <ferror@plt+0x18620>
  40687c:	add	x3, x3, #0x2f8
  406880:	mov	x2, #0xffffffffffffffff    	// #-1
  406884:	b	406888 <ferror@plt+0x4ea8>
  406888:	sub	sp, sp, #0x80
  40688c:	stp	x29, x30, [sp, #32]
  406890:	add	x29, sp, #0x20
  406894:	stp	x28, x27, [sp, #48]
  406898:	stp	x26, x25, [sp, #64]
  40689c:	stp	x24, x23, [sp, #80]
  4068a0:	stp	x22, x21, [sp, #96]
  4068a4:	stp	x20, x19, [sp, #112]
  4068a8:	mov	x22, x3
  4068ac:	stur	x2, [x29, #-8]
  4068b0:	mov	x21, x1
  4068b4:	mov	w23, w0
  4068b8:	bl	4019c0 <__errno_location@plt>
  4068bc:	tbnz	w23, #31, 406a0c <ferror@plt+0x502c>
  4068c0:	adrp	x25, 41a000 <ferror@plt+0x18620>
  4068c4:	ldr	w8, [x25, #552]
  4068c8:	adrp	x28, 41a000 <ferror@plt+0x18620>
  4068cc:	ldr	w20, [x0]
  4068d0:	ldr	x27, [x28, #544]
  4068d4:	mov	x19, x0
  4068d8:	cmp	w8, w23
  4068dc:	b.gt	406948 <ferror@plt+0x4f68>
  4068e0:	mov	w8, #0x7fffffff            	// #2147483647
  4068e4:	cmp	w23, w8
  4068e8:	stur	w20, [x29, #-12]
  4068ec:	b.eq	406a10 <ferror@plt+0x5030>  // b.none
  4068f0:	adrp	x20, 41a000 <ferror@plt+0x18620>
  4068f4:	add	x20, x20, #0x230
  4068f8:	add	w26, w23, #0x1
  4068fc:	cmp	x27, x20
  406900:	csel	x0, xzr, x27, eq  // eq = none
  406904:	sbfiz	x1, x26, #4, #32
  406908:	bl	407424 <ferror@plt+0x5a44>
  40690c:	mov	x24, x0
  406910:	cmp	x27, x20
  406914:	str	x0, [x28, #544]
  406918:	b.ne	406924 <ferror@plt+0x4f44>  // b.any
  40691c:	ldr	q0, [x20]
  406920:	str	q0, [x24]
  406924:	ldrsw	x8, [x25, #552]
  406928:	mov	w1, wzr
  40692c:	add	x0, x24, x8, lsl #4
  406930:	sub	w8, w26, w8
  406934:	sbfiz	x2, x8, #4, #32
  406938:	bl	4017a0 <memset@plt>
  40693c:	ldur	w20, [x29, #-12]
  406940:	mov	x27, x24
  406944:	str	w26, [x25, #552]
  406948:	add	x28, x27, w23, uxtw #4
  40694c:	mov	x27, x28
  406950:	ldr	x26, [x28]
  406954:	ldr	x23, [x27, #8]!
  406958:	ldp	w4, w8, [x22]
  40695c:	ldp	x7, x9, [x22, #40]
  406960:	ldur	x3, [x29, #-8]
  406964:	add	x24, x22, #0x8
  406968:	orr	w25, w8, #0x1
  40696c:	mov	x0, x23
  406970:	mov	x1, x26
  406974:	mov	x2, x21
  406978:	mov	w5, w25
  40697c:	mov	x6, x24
  406980:	str	x9, [sp]
  406984:	bl	405abc <ferror@plt+0x40dc>
  406988:	cmp	x26, x0
  40698c:	b.hi	4069e4 <ferror@plt+0x5004>  // b.pmore
  406990:	adrp	x8, 41a000 <ferror@plt+0x18620>
  406994:	add	x8, x8, #0x330
  406998:	add	x26, x0, #0x1
  40699c:	cmp	x23, x8
  4069a0:	str	x26, [x28]
  4069a4:	b.eq	4069b0 <ferror@plt+0x4fd0>  // b.none
  4069a8:	mov	x0, x23
  4069ac:	bl	401900 <free@plt>
  4069b0:	mov	x0, x26
  4069b4:	bl	4073d4 <ferror@plt+0x59f4>
  4069b8:	str	x0, [x27]
  4069bc:	ldr	w4, [x22]
  4069c0:	ldp	x7, x8, [x22, #40]
  4069c4:	ldur	x3, [x29, #-8]
  4069c8:	mov	x1, x26
  4069cc:	mov	x2, x21
  4069d0:	mov	w5, w25
  4069d4:	mov	x6, x24
  4069d8:	mov	x23, x0
  4069dc:	str	x8, [sp]
  4069e0:	bl	405abc <ferror@plt+0x40dc>
  4069e4:	str	w20, [x19]
  4069e8:	mov	x0, x23
  4069ec:	ldp	x20, x19, [sp, #112]
  4069f0:	ldp	x22, x21, [sp, #96]
  4069f4:	ldp	x24, x23, [sp, #80]
  4069f8:	ldp	x26, x25, [sp, #64]
  4069fc:	ldp	x28, x27, [sp, #48]
  406a00:	ldp	x29, x30, [sp, #32]
  406a04:	add	sp, sp, #0x80
  406a08:	ret
  406a0c:	bl	401840 <abort@plt>
  406a10:	bl	407610 <ferror@plt+0x5c30>
  406a14:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406a18:	add	x3, x3, #0x2f8
  406a1c:	b	406888 <ferror@plt+0x4ea8>
  406a20:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406a24:	add	x3, x3, #0x2f8
  406a28:	mov	x2, #0xffffffffffffffff    	// #-1
  406a2c:	mov	x1, x0
  406a30:	mov	w0, wzr
  406a34:	b	406888 <ferror@plt+0x4ea8>
  406a38:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406a3c:	mov	x2, x1
  406a40:	add	x3, x3, #0x2f8
  406a44:	mov	x1, x0
  406a48:	mov	w0, wzr
  406a4c:	b	406888 <ferror@plt+0x4ea8>
  406a50:	sub	sp, sp, #0x50
  406a54:	movi	v0.2d, #0x0
  406a58:	cmp	w1, #0xa
  406a5c:	stp	x29, x30, [sp, #64]
  406a60:	add	x29, sp, #0x40
  406a64:	str	xzr, [sp, #48]
  406a68:	stp	q0, q0, [sp, #16]
  406a6c:	str	q0, [sp]
  406a70:	b.eq	406a98 <ferror@plt+0x50b8>  // b.none
  406a74:	mov	x8, x2
  406a78:	str	w1, [sp]
  406a7c:	mov	x3, sp
  406a80:	mov	x2, #0xffffffffffffffff    	// #-1
  406a84:	mov	x1, x8
  406a88:	bl	406888 <ferror@plt+0x4ea8>
  406a8c:	ldp	x29, x30, [sp, #64]
  406a90:	add	sp, sp, #0x50
  406a94:	ret
  406a98:	bl	401840 <abort@plt>
  406a9c:	sub	sp, sp, #0x50
  406aa0:	movi	v0.2d, #0x0
  406aa4:	cmp	w1, #0xa
  406aa8:	stp	x29, x30, [sp, #64]
  406aac:	add	x29, sp, #0x40
  406ab0:	str	xzr, [sp, #48]
  406ab4:	stp	q0, q0, [sp, #16]
  406ab8:	str	q0, [sp]
  406abc:	b.eq	406ae4 <ferror@plt+0x5104>  // b.none
  406ac0:	mov	x8, x3
  406ac4:	str	w1, [sp]
  406ac8:	mov	x3, sp
  406acc:	mov	x1, x2
  406ad0:	mov	x2, x8
  406ad4:	bl	406888 <ferror@plt+0x4ea8>
  406ad8:	ldp	x29, x30, [sp, #64]
  406adc:	add	sp, sp, #0x50
  406ae0:	ret
  406ae4:	bl	401840 <abort@plt>
  406ae8:	mov	x2, x1
  406aec:	mov	w1, w0
  406af0:	mov	w0, wzr
  406af4:	b	406a50 <ferror@plt+0x5070>
  406af8:	mov	x3, x2
  406afc:	mov	x2, x1
  406b00:	mov	w1, w0
  406b04:	mov	w0, wzr
  406b08:	b	406a9c <ferror@plt+0x50bc>
  406b0c:	sub	sp, sp, #0x50
  406b10:	adrp	x9, 41a000 <ferror@plt+0x18620>
  406b14:	add	x9, x9, #0x2f8
  406b18:	ldp	q0, q1, [x9]
  406b1c:	ubfx	w10, w2, #5, #3
  406b20:	mov	x11, sp
  406b24:	mov	x8, x1
  406b28:	stp	q0, q1, [sp]
  406b2c:	ldr	q0, [x9, #32]
  406b30:	ldr	x9, [x9, #48]
  406b34:	mov	x1, x0
  406b38:	mov	x3, sp
  406b3c:	str	q0, [sp, #32]
  406b40:	str	x9, [sp, #48]
  406b44:	add	x9, x11, w10, uxtw #2
  406b48:	ldr	w10, [x9, #8]
  406b4c:	mov	w0, wzr
  406b50:	stp	x29, x30, [sp, #64]
  406b54:	add	x29, sp, #0x40
  406b58:	lsr	w11, w10, w2
  406b5c:	mvn	w11, w11
  406b60:	and	w11, w11, #0x1
  406b64:	lsl	w11, w11, w2
  406b68:	eor	w10, w11, w10
  406b6c:	mov	x2, x8
  406b70:	str	w10, [x9, #8]
  406b74:	bl	406888 <ferror@plt+0x4ea8>
  406b78:	ldp	x29, x30, [sp, #64]
  406b7c:	add	sp, sp, #0x50
  406b80:	ret
  406b84:	sub	sp, sp, #0x50
  406b88:	adrp	x9, 41a000 <ferror@plt+0x18620>
  406b8c:	add	x9, x9, #0x2f8
  406b90:	ldp	q0, q1, [x9]
  406b94:	ubfx	w10, w1, #5, #3
  406b98:	mov	x11, sp
  406b9c:	mov	x8, x0
  406ba0:	stp	q0, q1, [sp]
  406ba4:	ldr	q0, [x9, #32]
  406ba8:	ldr	x9, [x9, #48]
  406bac:	mov	x3, sp
  406bb0:	mov	x2, #0xffffffffffffffff    	// #-1
  406bb4:	str	q0, [sp, #32]
  406bb8:	str	x9, [sp, #48]
  406bbc:	add	x9, x11, w10, uxtw #2
  406bc0:	ldr	w10, [x9, #8]
  406bc4:	mov	w0, wzr
  406bc8:	stp	x29, x30, [sp, #64]
  406bcc:	add	x29, sp, #0x40
  406bd0:	lsr	w11, w10, w1
  406bd4:	mvn	w11, w11
  406bd8:	and	w11, w11, #0x1
  406bdc:	lsl	w11, w11, w1
  406be0:	eor	w10, w11, w10
  406be4:	mov	x1, x8
  406be8:	str	w10, [x9, #8]
  406bec:	bl	406888 <ferror@plt+0x4ea8>
  406bf0:	ldp	x29, x30, [sp, #64]
  406bf4:	add	sp, sp, #0x50
  406bf8:	ret
  406bfc:	sub	sp, sp, #0x50
  406c00:	adrp	x8, 41a000 <ferror@plt+0x18620>
  406c04:	add	x8, x8, #0x2f8
  406c08:	ldp	q0, q1, [x8]
  406c0c:	ldr	q2, [x8, #32]
  406c10:	ldr	x8, [x8, #48]
  406c14:	mov	x1, x0
  406c18:	stp	q0, q1, [sp]
  406c1c:	ldr	w9, [sp, #12]
  406c20:	str	x8, [sp, #48]
  406c24:	mov	x3, sp
  406c28:	mov	x2, #0xffffffffffffffff    	// #-1
  406c2c:	orr	w8, w9, #0x4000000
  406c30:	mov	w0, wzr
  406c34:	stp	x29, x30, [sp, #64]
  406c38:	add	x29, sp, #0x40
  406c3c:	str	q2, [sp, #32]
  406c40:	str	w8, [sp, #12]
  406c44:	bl	406888 <ferror@plt+0x4ea8>
  406c48:	ldp	x29, x30, [sp, #64]
  406c4c:	add	sp, sp, #0x50
  406c50:	ret
  406c54:	sub	sp, sp, #0x50
  406c58:	adrp	x8, 41a000 <ferror@plt+0x18620>
  406c5c:	add	x8, x8, #0x2f8
  406c60:	ldp	q0, q1, [x8]
  406c64:	ldr	q2, [x8, #32]
  406c68:	ldr	x8, [x8, #48]
  406c6c:	mov	x2, x1
  406c70:	stp	q0, q1, [sp]
  406c74:	ldr	w9, [sp, #12]
  406c78:	mov	x1, x0
  406c7c:	str	x8, [sp, #48]
  406c80:	mov	x3, sp
  406c84:	orr	w8, w9, #0x4000000
  406c88:	mov	w0, wzr
  406c8c:	stp	x29, x30, [sp, #64]
  406c90:	add	x29, sp, #0x40
  406c94:	str	q2, [sp, #32]
  406c98:	str	w8, [sp, #12]
  406c9c:	bl	406888 <ferror@plt+0x4ea8>
  406ca0:	ldp	x29, x30, [sp, #64]
  406ca4:	add	sp, sp, #0x50
  406ca8:	ret
  406cac:	sub	sp, sp, #0x80
  406cb0:	movi	v0.2d, #0x0
  406cb4:	cmp	w1, #0xa
  406cb8:	stp	x29, x30, [sp, #112]
  406cbc:	add	x29, sp, #0x70
  406cc0:	str	wzr, [sp, #48]
  406cc4:	stp	q0, q0, [sp, #16]
  406cc8:	str	q0, [sp]
  406ccc:	b.eq	406d1c <ferror@plt+0x533c>  // b.none
  406cd0:	ldp	q0, q1, [sp]
  406cd4:	ldr	w9, [sp, #48]
  406cd8:	ldr	q2, [sp, #32]
  406cdc:	mov	x8, x2
  406ce0:	stur	q0, [sp, #60]
  406ce4:	ldr	w10, [sp, #68]
  406ce8:	str	w1, [sp, #56]
  406cec:	str	w9, [sp, #108]
  406cf0:	add	x3, sp, #0x38
  406cf4:	orr	w9, w10, #0x4000000
  406cf8:	mov	x2, #0xffffffffffffffff    	// #-1
  406cfc:	mov	x1, x8
  406d00:	stur	q1, [sp, #76]
  406d04:	stur	q2, [sp, #92]
  406d08:	str	w9, [sp, #68]
  406d0c:	bl	406888 <ferror@plt+0x4ea8>
  406d10:	ldp	x29, x30, [sp, #112]
  406d14:	add	sp, sp, #0x80
  406d18:	ret
  406d1c:	bl	401840 <abort@plt>
  406d20:	mov	x4, #0xffffffffffffffff    	// #-1
  406d24:	b	406d28 <ferror@plt+0x5348>
  406d28:	sub	sp, sp, #0x50
  406d2c:	adrp	x9, 41a000 <ferror@plt+0x18620>
  406d30:	add	x9, x9, #0x2f8
  406d34:	ldp	q0, q1, [x9]
  406d38:	ldr	x10, [x9, #48]
  406d3c:	stp	x29, x30, [sp, #64]
  406d40:	add	x29, sp, #0x40
  406d44:	stp	q0, q1, [sp]
  406d48:	ldr	q0, [x9, #32]
  406d4c:	mov	w9, #0xa                   	// #10
  406d50:	str	x10, [sp, #48]
  406d54:	str	w9, [sp]
  406d58:	str	q0, [sp, #32]
  406d5c:	cbz	x1, 406d88 <ferror@plt+0x53a8>
  406d60:	cbz	x2, 406d88 <ferror@plt+0x53a8>
  406d64:	mov	x8, x3
  406d68:	stp	x1, x2, [sp, #40]
  406d6c:	mov	x3, sp
  406d70:	mov	x1, x8
  406d74:	mov	x2, x4
  406d78:	bl	406888 <ferror@plt+0x4ea8>
  406d7c:	ldp	x29, x30, [sp, #64]
  406d80:	add	sp, sp, #0x50
  406d84:	ret
  406d88:	bl	401840 <abort@plt>
  406d8c:	mov	x3, x2
  406d90:	mov	x2, x1
  406d94:	mov	x4, #0xffffffffffffffff    	// #-1
  406d98:	mov	x1, x0
  406d9c:	mov	w0, wzr
  406da0:	b	406d28 <ferror@plt+0x5348>
  406da4:	mov	x4, x3
  406da8:	mov	x3, x2
  406dac:	mov	x2, x1
  406db0:	mov	x1, x0
  406db4:	mov	w0, wzr
  406db8:	b	406d28 <ferror@plt+0x5348>
  406dbc:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406dc0:	add	x3, x3, #0x240
  406dc4:	b	406888 <ferror@plt+0x4ea8>
  406dc8:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406dcc:	mov	x2, x1
  406dd0:	add	x3, x3, #0x240
  406dd4:	mov	x1, x0
  406dd8:	mov	w0, wzr
  406ddc:	b	406888 <ferror@plt+0x4ea8>
  406de0:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406de4:	add	x3, x3, #0x240
  406de8:	mov	x2, #0xffffffffffffffff    	// #-1
  406dec:	b	406888 <ferror@plt+0x4ea8>
  406df0:	adrp	x3, 41a000 <ferror@plt+0x18620>
  406df4:	add	x3, x3, #0x240
  406df8:	mov	x2, #0xffffffffffffffff    	// #-1
  406dfc:	mov	x1, x0
  406e00:	mov	w0, wzr
  406e04:	b	406888 <ferror@plt+0x4ea8>
  406e08:	stp	x29, x30, [sp, #-32]!
  406e0c:	stp	x20, x19, [sp, #16]
  406e10:	mov	x20, x0
  406e14:	mov	w19, w1
  406e18:	mov	w2, #0x5                   	// #5
  406e1c:	mov	x0, xzr
  406e20:	mov	x1, x20
  406e24:	mov	x29, sp
  406e28:	bl	401970 <dcgettext@plt>
  406e2c:	cmp	x0, x20
  406e30:	b.ne	406f14 <ferror@plt+0x5534>  // b.any
  406e34:	bl	4084ac <ferror@plt+0x6acc>
  406e38:	ldrb	w8, [x0]
  406e3c:	and	w8, w8, #0xffffffdf
  406e40:	cmp	w8, #0x47
  406e44:	b.eq	406ea8 <ferror@plt+0x54c8>  // b.none
  406e48:	cmp	w8, #0x55
  406e4c:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406e50:	ldrb	w8, [x0, #1]
  406e54:	and	w8, w8, #0xffffffdf
  406e58:	cmp	w8, #0x54
  406e5c:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406e60:	ldrb	w8, [x0, #2]
  406e64:	and	w8, w8, #0xffffffdf
  406e68:	cmp	w8, #0x46
  406e6c:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406e70:	ldrb	w8, [x0, #3]
  406e74:	cmp	w8, #0x2d
  406e78:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406e7c:	ldrb	w8, [x0, #4]
  406e80:	cmp	w8, #0x38
  406e84:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406e88:	ldrb	w8, [x0, #5]
  406e8c:	cbnz	w8, 406efc <ferror@plt+0x551c>
  406e90:	ldrb	w8, [x20]
  406e94:	adrp	x9, 409000 <ferror@plt+0x7620>
  406e98:	adrp	x10, 409000 <ferror@plt+0x7620>
  406e9c:	add	x9, x9, #0x6b6
  406ea0:	add	x10, x10, #0x6b2
  406ea4:	b	406f34 <ferror@plt+0x5554>
  406ea8:	ldrb	w8, [x0, #1]
  406eac:	and	w8, w8, #0xffffffdf
  406eb0:	cmp	w8, #0x42
  406eb4:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406eb8:	ldrb	w8, [x0, #2]
  406ebc:	cmp	w8, #0x31
  406ec0:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406ec4:	ldrb	w8, [x0, #3]
  406ec8:	cmp	w8, #0x38
  406ecc:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406ed0:	ldrb	w8, [x0, #4]
  406ed4:	cmp	w8, #0x30
  406ed8:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406edc:	ldrb	w8, [x0, #5]
  406ee0:	cmp	w8, #0x33
  406ee4:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406ee8:	ldrb	w8, [x0, #6]
  406eec:	cmp	w8, #0x30
  406ef0:	b.ne	406efc <ferror@plt+0x551c>  // b.any
  406ef4:	ldrb	w8, [x0, #7]
  406ef8:	cbz	w8, 406f20 <ferror@plt+0x5540>
  406efc:	adrp	x8, 409000 <ferror@plt+0x7620>
  406f00:	adrp	x9, 409000 <ferror@plt+0x7620>
  406f04:	add	x8, x8, #0x6b0
  406f08:	add	x9, x9, #0x6ac
  406f0c:	cmp	w19, #0x9
  406f10:	csel	x0, x9, x8, eq  // eq = none
  406f14:	ldp	x20, x19, [sp, #16]
  406f18:	ldp	x29, x30, [sp], #32
  406f1c:	ret
  406f20:	ldrb	w8, [x20]
  406f24:	adrp	x9, 409000 <ferror@plt+0x7620>
  406f28:	adrp	x10, 409000 <ferror@plt+0x7620>
  406f2c:	add	x9, x9, #0x6be
  406f30:	add	x10, x10, #0x6ba
  406f34:	cmp	w8, #0x60
  406f38:	csel	x0, x10, x9, eq  // eq = none
  406f3c:	b	406f14 <ferror@plt+0x5534>
  406f40:	mov	w2, #0x3                   	// #3
  406f44:	mov	w1, wzr
  406f48:	b	407fd8 <ferror@plt+0x65f8>
  406f4c:	sub	sp, sp, #0x50
  406f50:	str	x21, [sp, #48]
  406f54:	stp	x20, x19, [sp, #64]
  406f58:	mov	x21, x5
  406f5c:	mov	x20, x4
  406f60:	mov	x5, x3
  406f64:	mov	x4, x2
  406f68:	mov	x19, x0
  406f6c:	stp	x29, x30, [sp, #32]
  406f70:	add	x29, sp, #0x20
  406f74:	cbz	x1, 406f94 <ferror@plt+0x55b4>
  406f78:	adrp	x2, 409000 <ferror@plt+0x7620>
  406f7c:	mov	x3, x1
  406f80:	add	x2, x2, #0x6cb
  406f84:	mov	w1, #0x1                   	// #1
  406f88:	mov	x0, x19
  406f8c:	bl	4018a0 <__fprintf_chk@plt>
  406f90:	b	406fb0 <ferror@plt+0x55d0>
  406f94:	adrp	x2, 409000 <ferror@plt+0x7620>
  406f98:	add	x2, x2, #0x6d7
  406f9c:	mov	w1, #0x1                   	// #1
  406fa0:	mov	x0, x19
  406fa4:	mov	x3, x4
  406fa8:	mov	x4, x5
  406fac:	bl	4018a0 <__fprintf_chk@plt>
  406fb0:	adrp	x1, 409000 <ferror@plt+0x7620>
  406fb4:	add	x1, x1, #0x6de
  406fb8:	mov	w2, #0x5                   	// #5
  406fbc:	mov	x0, xzr
  406fc0:	bl	401970 <dcgettext@plt>
  406fc4:	adrp	x2, 409000 <ferror@plt+0x7620>
  406fc8:	mov	x3, x0
  406fcc:	add	x2, x2, #0x9a9
  406fd0:	mov	w1, #0x1                   	// #1
  406fd4:	mov	w4, #0x7e3                 	// #2019
  406fd8:	mov	x0, x19
  406fdc:	bl	4018a0 <__fprintf_chk@plt>
  406fe0:	adrp	x1, 409000 <ferror@plt+0x7620>
  406fe4:	add	x1, x1, #0x6e2
  406fe8:	mov	w2, #0x5                   	// #5
  406fec:	mov	x0, xzr
  406ff0:	bl	401970 <dcgettext@plt>
  406ff4:	mov	x1, x19
  406ff8:	bl	401980 <fputs_unlocked@plt>
  406ffc:	cmp	x21, #0x9
  407000:	b.hi	407054 <ferror@plt+0x5674>  // b.pmore
  407004:	adrp	x8, 409000 <ferror@plt+0x7620>
  407008:	add	x8, x8, #0x6c1
  40700c:	adr	x9, 40701c <ferror@plt+0x563c>
  407010:	ldrb	w10, [x8, x21]
  407014:	add	x9, x9, x10, lsl #2
  407018:	br	x9
  40701c:	adrp	x1, 409000 <ferror@plt+0x7620>
  407020:	add	x1, x1, #0x7ae
  407024:	mov	w2, #0x5                   	// #5
  407028:	mov	x0, xzr
  40702c:	bl	401970 <dcgettext@plt>
  407030:	ldr	x3, [x20]
  407034:	mov	x2, x0
  407038:	mov	x0, x19
  40703c:	ldp	x20, x19, [sp, #64]
  407040:	ldr	x21, [sp, #48]
  407044:	ldp	x29, x30, [sp, #32]
  407048:	mov	w1, #0x1                   	// #1
  40704c:	add	sp, sp, #0x50
  407050:	b	4018a0 <__fprintf_chk@plt>
  407054:	adrp	x1, 409000 <ferror@plt+0x7620>
  407058:	add	x1, x1, #0x8ed
  40705c:	b	4071b8 <ferror@plt+0x57d8>
  407060:	adrp	x1, 409000 <ferror@plt+0x7620>
  407064:	add	x1, x1, #0x7be
  407068:	mov	w2, #0x5                   	// #5
  40706c:	mov	x0, xzr
  407070:	bl	401970 <dcgettext@plt>
  407074:	ldp	x3, x4, [x20]
  407078:	mov	x2, x0
  40707c:	mov	x0, x19
  407080:	ldp	x20, x19, [sp, #64]
  407084:	ldr	x21, [sp, #48]
  407088:	ldp	x29, x30, [sp, #32]
  40708c:	mov	w1, #0x1                   	// #1
  407090:	add	sp, sp, #0x50
  407094:	b	4018a0 <__fprintf_chk@plt>
  407098:	adrp	x1, 409000 <ferror@plt+0x7620>
  40709c:	add	x1, x1, #0x7d5
  4070a0:	mov	w2, #0x5                   	// #5
  4070a4:	mov	x0, xzr
  4070a8:	bl	401970 <dcgettext@plt>
  4070ac:	ldp	x3, x4, [x20]
  4070b0:	ldr	x5, [x20, #16]
  4070b4:	mov	x2, x0
  4070b8:	mov	x0, x19
  4070bc:	ldp	x20, x19, [sp, #64]
  4070c0:	ldr	x21, [sp, #48]
  4070c4:	ldp	x29, x30, [sp, #32]
  4070c8:	mov	w1, #0x1                   	// #1
  4070cc:	add	sp, sp, #0x50
  4070d0:	b	4018a0 <__fprintf_chk@plt>
  4070d4:	adrp	x1, 409000 <ferror@plt+0x7620>
  4070d8:	add	x1, x1, #0x7f1
  4070dc:	mov	w2, #0x5                   	// #5
  4070e0:	mov	x0, xzr
  4070e4:	bl	401970 <dcgettext@plt>
  4070e8:	ldp	x3, x4, [x20]
  4070ec:	ldp	x5, x6, [x20, #16]
  4070f0:	mov	x2, x0
  4070f4:	mov	x0, x19
  4070f8:	ldp	x20, x19, [sp, #64]
  4070fc:	ldr	x21, [sp, #48]
  407100:	ldp	x29, x30, [sp, #32]
  407104:	mov	w1, #0x1                   	// #1
  407108:	add	sp, sp, #0x50
  40710c:	b	4018a0 <__fprintf_chk@plt>
  407110:	adrp	x1, 409000 <ferror@plt+0x7620>
  407114:	add	x1, x1, #0x811
  407118:	mov	w2, #0x5                   	// #5
  40711c:	mov	x0, xzr
  407120:	bl	401970 <dcgettext@plt>
  407124:	ldp	x3, x4, [x20]
  407128:	ldp	x5, x6, [x20, #16]
  40712c:	ldr	x7, [x20, #32]
  407130:	mov	x2, x0
  407134:	mov	x0, x19
  407138:	ldp	x20, x19, [sp, #64]
  40713c:	ldr	x21, [sp, #48]
  407140:	ldp	x29, x30, [sp, #32]
  407144:	mov	w1, #0x1                   	// #1
  407148:	add	sp, sp, #0x50
  40714c:	b	4018a0 <__fprintf_chk@plt>
  407150:	adrp	x1, 409000 <ferror@plt+0x7620>
  407154:	add	x1, x1, #0x835
  407158:	mov	w2, #0x5                   	// #5
  40715c:	mov	x0, xzr
  407160:	bl	401970 <dcgettext@plt>
  407164:	ldp	x3, x4, [x20]
  407168:	ldp	x5, x6, [x20, #16]
  40716c:	ldp	x7, x8, [x20, #32]
  407170:	mov	x2, x0
  407174:	b	4071a4 <ferror@plt+0x57c4>
  407178:	adrp	x1, 409000 <ferror@plt+0x7620>
  40717c:	add	x1, x1, #0x85d
  407180:	mov	w2, #0x5                   	// #5
  407184:	mov	x0, xzr
  407188:	bl	401970 <dcgettext@plt>
  40718c:	ldr	x9, [x20, #48]
  407190:	ldp	x3, x4, [x20]
  407194:	ldp	x5, x6, [x20, #16]
  407198:	ldp	x7, x8, [x20, #32]
  40719c:	mov	x2, x0
  4071a0:	str	x9, [sp, #8]
  4071a4:	mov	w1, #0x1                   	// #1
  4071a8:	str	x8, [sp]
  4071ac:	b	40721c <ferror@plt+0x583c>
  4071b0:	adrp	x1, 409000 <ferror@plt+0x7620>
  4071b4:	add	x1, x1, #0x8b9
  4071b8:	mov	w2, #0x5                   	// #5
  4071bc:	mov	x0, xzr
  4071c0:	bl	401970 <dcgettext@plt>
  4071c4:	ldp	x8, x9, [x20, #56]
  4071c8:	ldp	x3, x4, [x20]
  4071cc:	ldp	x5, x6, [x20, #16]
  4071d0:	ldr	x7, [x20, #32]
  4071d4:	ldur	q0, [x20, #40]
  4071d8:	mov	x2, x0
  4071dc:	str	x9, [sp, #24]
  4071e0:	b	407210 <ferror@plt+0x5830>
  4071e4:	adrp	x1, 409000 <ferror@plt+0x7620>
  4071e8:	add	x1, x1, #0x889
  4071ec:	mov	w2, #0x5                   	// #5
  4071f0:	mov	x0, xzr
  4071f4:	bl	401970 <dcgettext@plt>
  4071f8:	ldp	x3, x4, [x20]
  4071fc:	ldp	x5, x6, [x20, #16]
  407200:	ldr	x7, [x20, #32]
  407204:	ldur	q0, [x20, #40]
  407208:	ldr	x8, [x20, #56]
  40720c:	mov	x2, x0
  407210:	str	x8, [sp, #16]
  407214:	mov	w1, #0x1                   	// #1
  407218:	str	q0, [sp]
  40721c:	mov	x0, x19
  407220:	bl	4018a0 <__fprintf_chk@plt>
  407224:	ldp	x20, x19, [sp, #64]
  407228:	ldr	x21, [sp, #48]
  40722c:	ldp	x29, x30, [sp, #32]
  407230:	add	sp, sp, #0x50
  407234:	ret
  407238:	mov	x8, xzr
  40723c:	ldr	x9, [x4, x8, lsl #3]
  407240:	add	x8, x8, #0x1
  407244:	cbnz	x9, 40723c <ferror@plt+0x585c>
  407248:	sub	x5, x8, #0x1
  40724c:	b	406f4c <ferror@plt+0x556c>
  407250:	sub	sp, sp, #0x60
  407254:	stp	x29, x30, [sp, #80]
  407258:	ldr	w8, [x4, #24]
  40725c:	mov	x5, xzr
  407260:	mov	x9, sp
  407264:	add	x29, sp, #0x50
  407268:	tbz	w8, #31, 407290 <ferror@plt+0x58b0>
  40726c:	add	w11, w8, #0x8
  407270:	cmn	w8, #0x8
  407274:	str	w11, [x4, #24]
  407278:	b.gt	40728c <ferror@plt+0x58ac>
  40727c:	ldr	x10, [x4, #8]
  407280:	add	x10, x10, w8, sxtw
  407284:	mov	w8, w11
  407288:	b	40729c <ferror@plt+0x58bc>
  40728c:	mov	w8, w11
  407290:	ldr	x10, [x4]
  407294:	add	x11, x10, #0x8
  407298:	str	x11, [x4]
  40729c:	ldr	x10, [x10]
  4072a0:	str	x10, [x9, x5, lsl #3]
  4072a4:	cbz	x10, 4072b4 <ferror@plt+0x58d4>
  4072a8:	add	x5, x5, #0x1
  4072ac:	cmp	x5, #0xa
  4072b0:	b.ne	407268 <ferror@plt+0x5888>  // b.any
  4072b4:	mov	x4, sp
  4072b8:	bl	406f4c <ferror@plt+0x556c>
  4072bc:	ldp	x29, x30, [sp, #80]
  4072c0:	add	sp, sp, #0x60
  4072c4:	ret
  4072c8:	sub	sp, sp, #0xf0
  4072cc:	stp	x29, x30, [sp, #224]
  4072d0:	add	x29, sp, #0xe0
  4072d4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4072d8:	mov	x9, sp
  4072dc:	sub	x10, x29, #0x60
  4072e0:	movk	x8, #0xff80, lsl #32
  4072e4:	add	x11, x29, #0x10
  4072e8:	add	x9, x9, #0x80
  4072ec:	add	x10, x10, #0x20
  4072f0:	stp	x9, x8, [x29, #-16]
  4072f4:	stp	x11, x10, [x29, #-32]
  4072f8:	stp	x4, x5, [x29, #-96]
  4072fc:	stp	x6, x7, [x29, #-80]
  407300:	stp	q0, q1, [sp]
  407304:	ldp	q0, q1, [x29, #-32]
  407308:	sub	x4, x29, #0x40
  40730c:	stp	q2, q3, [sp, #32]
  407310:	stp	q4, q5, [sp, #64]
  407314:	stp	q6, q7, [sp, #96]
  407318:	stp	q0, q1, [x29, #-64]
  40731c:	bl	407250 <ferror@plt+0x5870>
  407320:	ldp	x29, x30, [sp, #224]
  407324:	add	sp, sp, #0xf0
  407328:	ret
  40732c:	stp	x29, x30, [sp, #-16]!
  407330:	adrp	x1, 409000 <ferror@plt+0x7620>
  407334:	add	x1, x1, #0x929
  407338:	mov	w2, #0x5                   	// #5
  40733c:	mov	x0, xzr
  407340:	mov	x29, sp
  407344:	bl	401970 <dcgettext@plt>
  407348:	adrp	x2, 409000 <ferror@plt+0x7620>
  40734c:	mov	x1, x0
  407350:	add	x2, x2, #0x93e
  407354:	mov	w0, #0x1                   	// #1
  407358:	bl	401790 <__printf_chk@plt>
  40735c:	adrp	x1, 409000 <ferror@plt+0x7620>
  407360:	add	x1, x1, #0x954
  407364:	mov	w2, #0x5                   	// #5
  407368:	mov	x0, xzr
  40736c:	bl	401970 <dcgettext@plt>
  407370:	adrp	x2, 408000 <ferror@plt+0x6620>
  407374:	adrp	x3, 409000 <ferror@plt+0x7620>
  407378:	mov	x1, x0
  40737c:	add	x2, x2, #0xe06
  407380:	add	x3, x3, #0x14d
  407384:	mov	w0, #0x1                   	// #1
  407388:	bl	401790 <__printf_chk@plt>
  40738c:	adrp	x1, 409000 <ferror@plt+0x7620>
  407390:	add	x1, x1, #0x968
  407394:	mov	w2, #0x5                   	// #5
  407398:	mov	x0, xzr
  40739c:	bl	401970 <dcgettext@plt>
  4073a0:	adrp	x8, 41a000 <ferror@plt+0x18620>
  4073a4:	ldr	x1, [x8, #664]
  4073a8:	ldp	x29, x30, [sp], #16
  4073ac:	b	401980 <fputs_unlocked@plt>
  4073b0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4073b4:	udiv	x8, x8, x1
  4073b8:	cmp	x8, x0
  4073bc:	b.cc	4073c8 <ferror@plt+0x59e8>  // b.lo, b.ul, b.last
  4073c0:	mul	x0, x1, x0
  4073c4:	b	4073d4 <ferror@plt+0x59f4>
  4073c8:	stp	x29, x30, [sp, #-16]!
  4073cc:	mov	x29, sp
  4073d0:	bl	407610 <ferror@plt+0x5c30>
  4073d4:	stp	x29, x30, [sp, #-32]!
  4073d8:	str	x19, [sp, #16]
  4073dc:	mov	x29, sp
  4073e0:	mov	x19, x0
  4073e4:	bl	401750 <malloc@plt>
  4073e8:	cbz	x19, 4073f0 <ferror@plt+0x5a10>
  4073ec:	cbz	x0, 4073fc <ferror@plt+0x5a1c>
  4073f0:	ldr	x19, [sp, #16]
  4073f4:	ldp	x29, x30, [sp], #32
  4073f8:	ret
  4073fc:	bl	407610 <ferror@plt+0x5c30>
  407400:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407404:	udiv	x8, x8, x2
  407408:	cmp	x8, x1
  40740c:	b.cc	407418 <ferror@plt+0x5a38>  // b.lo, b.ul, b.last
  407410:	mul	x1, x2, x1
  407414:	b	407424 <ferror@plt+0x5a44>
  407418:	stp	x29, x30, [sp, #-16]!
  40741c:	mov	x29, sp
  407420:	bl	407610 <ferror@plt+0x5c30>
  407424:	stp	x29, x30, [sp, #-32]!
  407428:	str	x19, [sp, #16]
  40742c:	mov	x19, x1
  407430:	mov	x29, sp
  407434:	cbz	x0, 407448 <ferror@plt+0x5a68>
  407438:	cbnz	x19, 407448 <ferror@plt+0x5a68>
  40743c:	bl	401900 <free@plt>
  407440:	mov	x0, xzr
  407444:	b	407458 <ferror@plt+0x5a78>
  407448:	mov	x1, x19
  40744c:	bl	4017f0 <realloc@plt>
  407450:	cbz	x19, 407458 <ferror@plt+0x5a78>
  407454:	cbz	x0, 407464 <ferror@plt+0x5a84>
  407458:	ldr	x19, [sp, #16]
  40745c:	ldp	x29, x30, [sp], #32
  407460:	ret
  407464:	bl	407610 <ferror@plt+0x5c30>
  407468:	stp	x29, x30, [sp, #-16]!
  40746c:	ldr	x9, [x1]
  407470:	mov	x29, sp
  407474:	cbz	x0, 407498 <ferror@plt+0x5ab8>
  407478:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40747c:	movk	x8, #0x5554
  407480:	udiv	x8, x8, x2
  407484:	cmp	x8, x9
  407488:	b.ls	4074d0 <ferror@plt+0x5af0>  // b.plast
  40748c:	add	x8, x9, x9, lsr #1
  407490:	add	x9, x8, #0x1
  407494:	b	4074bc <ferror@plt+0x5adc>
  407498:	cbnz	x9, 4074ac <ferror@plt+0x5acc>
  40749c:	mov	w8, #0x80                  	// #128
  4074a0:	udiv	x8, x8, x2
  4074a4:	cmp	x2, #0x80
  4074a8:	cinc	x9, x8, hi  // hi = pmore
  4074ac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4074b0:	udiv	x8, x8, x2
  4074b4:	cmp	x8, x9
  4074b8:	b.cc	4074d0 <ferror@plt+0x5af0>  // b.lo, b.ul, b.last
  4074bc:	mul	x8, x9, x2
  4074c0:	str	x9, [x1]
  4074c4:	mov	x1, x8
  4074c8:	ldp	x29, x30, [sp], #16
  4074cc:	b	407424 <ferror@plt+0x5a44>
  4074d0:	bl	407610 <ferror@plt+0x5c30>
  4074d4:	b	4073d4 <ferror@plt+0x59f4>
  4074d8:	stp	x29, x30, [sp, #-16]!
  4074dc:	ldr	x8, [x1]
  4074e0:	mov	x29, sp
  4074e4:	cbz	x0, 407504 <ferror@plt+0x5b24>
  4074e8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4074ec:	movk	x9, #0x5554
  4074f0:	cmp	x8, x9
  4074f4:	b.cs	40750c <ferror@plt+0x5b2c>  // b.hs, b.nlast
  4074f8:	add	x8, x8, x8, lsr #1
  4074fc:	add	x8, x8, #0x1
  407500:	b	407514 <ferror@plt+0x5b34>
  407504:	cbz	x8, 407510 <ferror@plt+0x5b30>
  407508:	tbz	x8, #63, 407514 <ferror@plt+0x5b34>
  40750c:	bl	407610 <ferror@plt+0x5c30>
  407510:	mov	w8, #0x80                  	// #128
  407514:	str	x8, [x1]
  407518:	mov	x1, x8
  40751c:	ldp	x29, x30, [sp], #16
  407520:	b	407424 <ferror@plt+0x5a44>
  407524:	stp	x29, x30, [sp, #-32]!
  407528:	stp	x20, x19, [sp, #16]
  40752c:	mov	x29, sp
  407530:	mov	x19, x0
  407534:	bl	4073d4 <ferror@plt+0x59f4>
  407538:	mov	w1, wzr
  40753c:	mov	x2, x19
  407540:	mov	x20, x0
  407544:	bl	4017a0 <memset@plt>
  407548:	mov	x0, x20
  40754c:	ldp	x20, x19, [sp, #16]
  407550:	ldp	x29, x30, [sp], #32
  407554:	ret
  407558:	stp	x29, x30, [sp, #-16]!
  40755c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407560:	udiv	x8, x8, x1
  407564:	cmp	x8, x0
  407568:	mov	x29, sp
  40756c:	b.cc	407580 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  407570:	bl	407ef8 <ferror@plt+0x6518>
  407574:	cbz	x0, 407580 <ferror@plt+0x5ba0>
  407578:	ldp	x29, x30, [sp], #16
  40757c:	ret
  407580:	bl	407610 <ferror@plt+0x5c30>
  407584:	stp	x29, x30, [sp, #-48]!
  407588:	stp	x20, x19, [sp, #32]
  40758c:	mov	x20, x0
  407590:	mov	x0, x1
  407594:	str	x21, [sp, #16]
  407598:	mov	x29, sp
  40759c:	mov	x19, x1
  4075a0:	bl	4073d4 <ferror@plt+0x59f4>
  4075a4:	mov	x1, x20
  4075a8:	mov	x2, x19
  4075ac:	mov	x21, x0
  4075b0:	bl	401620 <memcpy@plt>
  4075b4:	mov	x0, x21
  4075b8:	ldp	x20, x19, [sp, #32]
  4075bc:	ldr	x21, [sp, #16]
  4075c0:	ldp	x29, x30, [sp], #48
  4075c4:	ret
  4075c8:	stp	x29, x30, [sp, #-48]!
  4075cc:	str	x21, [sp, #16]
  4075d0:	stp	x20, x19, [sp, #32]
  4075d4:	mov	x29, sp
  4075d8:	mov	x19, x0
  4075dc:	bl	401650 <strlen@plt>
  4075e0:	add	x20, x0, #0x1
  4075e4:	mov	x0, x20
  4075e8:	bl	4073d4 <ferror@plt+0x59f4>
  4075ec:	mov	x1, x19
  4075f0:	mov	x2, x20
  4075f4:	mov	x21, x0
  4075f8:	bl	401620 <memcpy@plt>
  4075fc:	mov	x0, x21
  407600:	ldp	x20, x19, [sp, #32]
  407604:	ldr	x21, [sp, #16]
  407608:	ldp	x29, x30, [sp], #48
  40760c:	ret
  407610:	stp	x29, x30, [sp, #-32]!
  407614:	str	x19, [sp, #16]
  407618:	adrp	x8, 41a000 <ferror@plt+0x18620>
  40761c:	ldr	w19, [x8, #536]
  407620:	adrp	x1, 409000 <ferror@plt+0x7620>
  407624:	add	x1, x1, #0x9d8
  407628:	mov	w2, #0x5                   	// #5
  40762c:	mov	x0, xzr
  407630:	mov	x29, sp
  407634:	bl	401970 <dcgettext@plt>
  407638:	adrp	x2, 409000 <ferror@plt+0x7620>
  40763c:	mov	x3, x0
  407640:	add	x2, x2, #0x4f4
  407644:	mov	w0, w19
  407648:	mov	w1, wzr
  40764c:	bl	401680 <error@plt>
  407650:	bl	401840 <abort@plt>
  407654:	sub	sp, sp, #0x50
  407658:	stp	x24, x23, [sp, #32]
  40765c:	stp	x22, x21, [sp, #48]
  407660:	mov	x22, x3
  407664:	mov	x24, x2
  407668:	mov	w2, w1
  40766c:	add	x3, sp, #0x8
  407670:	mov	x1, xzr
  407674:	stp	x29, x30, [sp, #16]
  407678:	stp	x20, x19, [sp, #64]
  40767c:	add	x29, sp, #0x10
  407680:	mov	w20, w6
  407684:	mov	x19, x5
  407688:	mov	x21, x0
  40768c:	bl	407b2c <ferror@plt+0x614c>
  407690:	cbz	w0, 4076c0 <ferror@plt+0x5ce0>
  407694:	cmp	w0, #0x1
  407698:	b.eq	4076b0 <ferror@plt+0x5cd0>  // b.none
  40769c:	cmp	w0, #0x3
  4076a0:	b.ne	4076e8 <ferror@plt+0x5d08>  // b.any
  4076a4:	bl	4019c0 <__errno_location@plt>
  4076a8:	str	wzr, [x0]
  4076ac:	b	4076ec <ferror@plt+0x5d0c>
  4076b0:	bl	4019c0 <__errno_location@plt>
  4076b4:	mov	w8, #0x4b                  	// #75
  4076b8:	str	w8, [x0]
  4076bc:	b	4076ec <ferror@plt+0x5d0c>
  4076c0:	ldr	x23, [sp, #8]
  4076c4:	cmp	x23, x24
  4076c8:	b.cc	4076d4 <ferror@plt+0x5cf4>  // b.lo, b.ul, b.last
  4076cc:	cmp	x23, x22
  4076d0:	b.ls	407728 <ferror@plt+0x5d48>  // b.plast
  4076d4:	bl	4019c0 <__errno_location@plt>
  4076d8:	lsr	x8, x23, #30
  4076dc:	cbnz	x8, 4076b4 <ferror@plt+0x5cd4>
  4076e0:	mov	w8, #0x22                  	// #34
  4076e4:	b	4076b8 <ferror@plt+0x5cd8>
  4076e8:	bl	4019c0 <__errno_location@plt>
  4076ec:	ldr	w8, [x0]
  4076f0:	cmp	w20, #0x0
  4076f4:	csinc	w20, w20, wzr, ne  // ne = any
  4076f8:	mov	x0, x21
  4076fc:	cmp	w8, #0x16
  407700:	csel	w22, wzr, w8, eq  // eq = none
  407704:	bl	406df0 <ferror@plt+0x5410>
  407708:	adrp	x2, 409000 <ferror@plt+0x7620>
  40770c:	mov	x4, x0
  407710:	add	x2, x2, #0x503
  407714:	mov	w0, w20
  407718:	mov	w1, w22
  40771c:	mov	x3, x19
  407720:	bl	401680 <error@plt>
  407724:	ldr	x23, [sp, #8]
  407728:	mov	x0, x23
  40772c:	ldp	x20, x19, [sp, #64]
  407730:	ldp	x22, x21, [sp, #48]
  407734:	ldp	x24, x23, [sp, #32]
  407738:	ldp	x29, x30, [sp, #16]
  40773c:	add	sp, sp, #0x50
  407740:	ret
  407744:	mov	w6, w5
  407748:	mov	x5, x4
  40774c:	mov	x4, x3
  407750:	mov	x3, x2
  407754:	mov	x2, x1
  407758:	mov	w1, #0xa                   	// #10
  40775c:	b	407654 <ferror@plt+0x5c74>
  407760:	stp	x29, x30, [sp, #-80]!
  407764:	cmp	w2, #0x25
  407768:	str	x25, [sp, #16]
  40776c:	stp	x24, x23, [sp, #32]
  407770:	stp	x22, x21, [sp, #48]
  407774:	stp	x20, x19, [sp, #64]
  407778:	mov	x29, sp
  40777c:	b.cs	407b0c <ferror@plt+0x612c>  // b.hs, b.nlast
  407780:	mov	x23, x4
  407784:	mov	x19, x3
  407788:	mov	w22, w2
  40778c:	mov	x21, x1
  407790:	mov	x20, x0
  407794:	bl	4019c0 <__errno_location@plt>
  407798:	mov	x24, x0
  40779c:	str	wzr, [x0]
  4077a0:	bl	4018c0 <__ctype_b_loc@plt>
  4077a4:	ldr	x8, [x0]
  4077a8:	mov	x10, x20
  4077ac:	ldrb	w9, [x10], #1
  4077b0:	ldrh	w11, [x8, x9, lsl #1]
  4077b4:	tbnz	w11, #13, 4077ac <ferror@plt+0x5dcc>
  4077b8:	cmp	x21, #0x0
  4077bc:	add	x8, x29, #0x18
  4077c0:	csel	x21, x8, x21, eq  // eq = none
  4077c4:	cmp	w9, #0x2d
  4077c8:	b.ne	4077d4 <ferror@plt+0x5df4>  // b.any
  4077cc:	mov	w20, #0x4                   	// #4
  4077d0:	b	407af0 <ferror@plt+0x6110>
  4077d4:	mov	x0, x20
  4077d8:	mov	x1, x21
  4077dc:	mov	w2, w22
  4077e0:	bl	401640 <strtoul@plt>
  4077e4:	ldr	x25, [x21]
  4077e8:	cmp	x25, x20
  4077ec:	b.eq	407810 <ferror@plt+0x5e30>  // b.none
  4077f0:	ldr	w20, [x24]
  4077f4:	mov	x22, x0
  4077f8:	cbz	w20, 407808 <ferror@plt+0x5e28>
  4077fc:	cmp	w20, #0x22
  407800:	b.ne	4077cc <ferror@plt+0x5dec>  // b.any
  407804:	mov	w20, #0x1                   	// #1
  407808:	cbnz	x23, 407830 <ferror@plt+0x5e50>
  40780c:	b	407aec <ferror@plt+0x610c>
  407810:	cbz	x23, 4077cc <ferror@plt+0x5dec>
  407814:	ldrb	w1, [x20]
  407818:	cbz	w1, 4077cc <ferror@plt+0x5dec>
  40781c:	mov	x0, x23
  407820:	bl	401920 <strchr@plt>
  407824:	cbz	x0, 4077cc <ferror@plt+0x5dec>
  407828:	mov	w20, wzr
  40782c:	mov	w22, #0x1                   	// #1
  407830:	ldrb	w24, [x25]
  407834:	cbz	w24, 407aec <ferror@plt+0x610c>
  407838:	mov	x0, x23
  40783c:	mov	w1, w24
  407840:	bl	401920 <strchr@plt>
  407844:	cbz	x0, 407a70 <ferror@plt+0x6090>
  407848:	sub	w10, w24, #0x45
  40784c:	mov	w8, #0x1                   	// #1
  407850:	cmp	w10, #0x2f
  407854:	mov	w9, #0x400                 	// #1024
  407858:	b.hi	4078cc <ferror@plt+0x5eec>  // b.pmore
  40785c:	mov	w11, #0x1                   	// #1
  407860:	lsl	x10, x11, x10
  407864:	mov	x11, #0x8945                	// #35141
  407868:	movk	x11, #0x30, lsl #16
  40786c:	movk	x11, #0x8144, lsl #32
  407870:	tst	x10, x11
  407874:	b.eq	4078cc <ferror@plt+0x5eec>  // b.none
  407878:	mov	w1, #0x30                  	// #48
  40787c:	mov	x0, x23
  407880:	bl	401920 <strchr@plt>
  407884:	cbz	x0, 4078b8 <ferror@plt+0x5ed8>
  407888:	ldrb	w8, [x25, #1]
  40788c:	cmp	w8, #0x42
  407890:	b.eq	4078c4 <ferror@plt+0x5ee4>  // b.none
  407894:	cmp	w8, #0x44
  407898:	b.eq	4078c4 <ferror@plt+0x5ee4>  // b.none
  40789c:	cmp	w8, #0x69
  4078a0:	b.ne	4078b8 <ferror@plt+0x5ed8>  // b.any
  4078a4:	ldrb	w8, [x25, #2]
  4078a8:	mov	w9, #0x3                   	// #3
  4078ac:	cmp	w8, #0x42
  4078b0:	csinc	x8, x9, xzr, eq  // eq = none
  4078b4:	b	4078bc <ferror@plt+0x5edc>
  4078b8:	mov	w8, #0x1                   	// #1
  4078bc:	mov	w9, #0x400                 	// #1024
  4078c0:	b	4078cc <ferror@plt+0x5eec>
  4078c4:	mov	w8, #0x2                   	// #2
  4078c8:	mov	w9, #0x3e8                 	// #1000
  4078cc:	cmp	w24, #0x59
  4078d0:	b.gt	407904 <ferror@plt+0x5f24>
  4078d4:	sub	w10, w24, #0x42
  4078d8:	cmp	w10, #0xe
  4078dc:	b.hi	407940 <ferror@plt+0x5f60>  // b.pmore
  4078e0:	adrp	x11, 409000 <ferror@plt+0x7620>
  4078e4:	add	x11, x11, #0x9e9
  4078e8:	adr	x12, 4078f8 <ferror@plt+0x5f18>
  4078ec:	ldrb	w13, [x11, x10]
  4078f0:	add	x12, x12, x13, lsl #2
  4078f4:	br	x12
  4078f8:	cmp	xzr, x22, lsr #54
  4078fc:	lsl	x9, x22, #10
  407900:	b	4079d8 <ferror@plt+0x5ff8>
  407904:	cmp	w24, #0x73
  407908:	b.gt	40797c <ferror@plt+0x5f9c>
  40790c:	sub	w10, w24, #0x62
  407910:	cmp	w10, #0xb
  407914:	b.hi	407a3c <ferror@plt+0x605c>  // b.pmore
  407918:	adrp	x11, 409000 <ferror@plt+0x7620>
  40791c:	add	x11, x11, #0x9f8
  407920:	adr	x12, 407934 <ferror@plt+0x5f54>
  407924:	ldrb	w13, [x11, x10]
  407928:	add	x12, x12, x13, lsl #2
  40792c:	mov	w10, wzr
  407930:	br	x12
  407934:	cmp	xzr, x22, lsr #55
  407938:	lsl	x9, x22, #9
  40793c:	b	4079d8 <ferror@plt+0x5ff8>
  407940:	cmp	w24, #0x54
  407944:	b.eq	407a10 <ferror@plt+0x6030>  // b.none
  407948:	cmp	w24, #0x59
  40794c:	b.ne	407a70 <ferror@plt+0x6090>  // b.any
  407950:	mov	w10, wzr
  407954:	mov	w11, #0xfffffff8            	// #-8
  407958:	umulh	x12, x9, x22
  40795c:	cmp	xzr, x12
  407960:	mul	x13, x22, x9
  407964:	cset	w12, ne  // ne = any
  407968:	csinv	x22, x13, xzr, eq  // eq = none
  40796c:	adds	w11, w11, #0x1
  407970:	orr	w10, w10, w12
  407974:	b.cc	407958 <ferror@plt+0x5f78>  // b.lo, b.ul, b.last
  407978:	b	407ad0 <ferror@plt+0x60f0>
  40797c:	cmp	w24, #0x74
  407980:	b.eq	407a10 <ferror@plt+0x6030>  // b.none
  407984:	cmp	w24, #0x77
  407988:	b.ne	407a70 <ferror@plt+0x6090>  // b.any
  40798c:	cmn	x22, x22
  407990:	lsl	x9, x22, #1
  407994:	cset	w10, cs  // cs = hs, nlast
  407998:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40799c:	b	407ad0 <ferror@plt+0x60f0>
  4079a0:	mov	w10, wzr
  4079a4:	mov	w11, #0xfffffffd            	// #-3
  4079a8:	umulh	x12, x9, x22
  4079ac:	cmp	xzr, x12
  4079b0:	mul	x13, x22, x9
  4079b4:	cset	w12, ne  // ne = any
  4079b8:	csinv	x22, x13, xzr, eq  // eq = none
  4079bc:	adds	w11, w11, #0x1
  4079c0:	orr	w10, w10, w12
  4079c4:	b.cc	4079a8 <ferror@plt+0x5fc8>  // b.lo, b.ul, b.last
  4079c8:	b	407ad0 <ferror@plt+0x60f0>
  4079cc:	umulh	x10, x9, x22
  4079d0:	mul	x9, x22, x9
  4079d4:	cmp	xzr, x10
  4079d8:	cset	w10, ne  // ne = any
  4079dc:	csinv	x22, x9, xzr, eq  // eq = none
  4079e0:	b	407ad0 <ferror@plt+0x60f0>
  4079e4:	mov	w10, wzr
  4079e8:	mov	w11, #0xfffffffe            	// #-2
  4079ec:	umulh	x12, x9, x22
  4079f0:	cmp	xzr, x12
  4079f4:	mul	x13, x22, x9
  4079f8:	cset	w12, ne  // ne = any
  4079fc:	csinv	x22, x13, xzr, eq  // eq = none
  407a00:	adds	w11, w11, #0x1
  407a04:	orr	w10, w10, w12
  407a08:	b.cc	4079ec <ferror@plt+0x600c>  // b.lo, b.ul, b.last
  407a0c:	b	407ad0 <ferror@plt+0x60f0>
  407a10:	mov	w10, wzr
  407a14:	mov	w11, #0xfffffffc            	// #-4
  407a18:	umulh	x12, x9, x22
  407a1c:	cmp	xzr, x12
  407a20:	mul	x13, x22, x9
  407a24:	cset	w12, ne  // ne = any
  407a28:	csinv	x22, x13, xzr, eq  // eq = none
  407a2c:	adds	w11, w11, #0x1
  407a30:	orr	w10, w10, w12
  407a34:	b.cc	407a18 <ferror@plt+0x6038>  // b.lo, b.ul, b.last
  407a38:	b	407ad0 <ferror@plt+0x60f0>
  407a3c:	cmp	w24, #0x5a
  407a40:	b.ne	407a70 <ferror@plt+0x6090>  // b.any
  407a44:	mov	w10, wzr
  407a48:	mov	w11, #0xfffffff9            	// #-7
  407a4c:	umulh	x12, x9, x22
  407a50:	cmp	xzr, x12
  407a54:	mul	x13, x22, x9
  407a58:	cset	w12, ne  // ne = any
  407a5c:	csinv	x22, x13, xzr, eq  // eq = none
  407a60:	adds	w11, w11, #0x1
  407a64:	orr	w10, w10, w12
  407a68:	b.cc	407a4c <ferror@plt+0x606c>  // b.lo, b.ul, b.last
  407a6c:	b	407ad0 <ferror@plt+0x60f0>
  407a70:	str	x22, [x19]
  407a74:	orr	w20, w20, #0x2
  407a78:	b	407af0 <ferror@plt+0x6110>
  407a7c:	mov	w10, wzr
  407a80:	mov	w11, #0xfffffffa            	// #-6
  407a84:	umulh	x12, x9, x22
  407a88:	cmp	xzr, x12
  407a8c:	mul	x13, x22, x9
  407a90:	cset	w12, ne  // ne = any
  407a94:	csinv	x22, x13, xzr, eq  // eq = none
  407a98:	adds	w11, w11, #0x1
  407a9c:	orr	w10, w10, w12
  407aa0:	b.cc	407a84 <ferror@plt+0x60a4>  // b.lo, b.ul, b.last
  407aa4:	b	407ad0 <ferror@plt+0x60f0>
  407aa8:	mov	w10, wzr
  407aac:	mov	w11, #0xfffffffb            	// #-5
  407ab0:	umulh	x12, x9, x22
  407ab4:	cmp	xzr, x12
  407ab8:	mul	x13, x22, x9
  407abc:	cset	w12, ne  // ne = any
  407ac0:	csinv	x22, x13, xzr, eq  // eq = none
  407ac4:	adds	w11, w11, #0x1
  407ac8:	orr	w10, w10, w12
  407acc:	b.cc	407ab0 <ferror@plt+0x60d0>  // b.lo, b.ul, b.last
  407ad0:	add	x9, x25, x8
  407ad4:	str	x9, [x21]
  407ad8:	ldrb	w8, [x25, x8]
  407adc:	orr	w9, w10, w20
  407ae0:	orr	w10, w9, #0x2
  407ae4:	cmp	w8, #0x0
  407ae8:	csel	w20, w9, w10, eq  // eq = none
  407aec:	str	x22, [x19]
  407af0:	mov	w0, w20
  407af4:	ldp	x20, x19, [sp, #64]
  407af8:	ldp	x22, x21, [sp, #48]
  407afc:	ldp	x24, x23, [sp, #32]
  407b00:	ldr	x25, [sp, #16]
  407b04:	ldp	x29, x30, [sp], #80
  407b08:	ret
  407b0c:	adrp	x0, 409000 <ferror@plt+0x7620>
  407b10:	adrp	x1, 409000 <ferror@plt+0x7620>
  407b14:	adrp	x3, 409000 <ferror@plt+0x7620>
  407b18:	add	x0, x0, #0xa04
  407b1c:	add	x1, x1, #0xa2a
  407b20:	add	x3, x3, #0xa3a
  407b24:	mov	w2, #0x54                  	// #84
  407b28:	bl	4019b0 <__assert_fail@plt>
  407b2c:	stp	x29, x30, [sp, #-80]!
  407b30:	cmp	w2, #0x25
  407b34:	str	x25, [sp, #16]
  407b38:	stp	x24, x23, [sp, #32]
  407b3c:	stp	x22, x21, [sp, #48]
  407b40:	stp	x20, x19, [sp, #64]
  407b44:	mov	x29, sp
  407b48:	b.cs	407ed8 <ferror@plt+0x64f8>  // b.hs, b.nlast
  407b4c:	mov	x23, x4
  407b50:	mov	x19, x3
  407b54:	mov	w22, w2
  407b58:	mov	x21, x1
  407b5c:	mov	x20, x0
  407b60:	bl	4019c0 <__errno_location@plt>
  407b64:	mov	x24, x0
  407b68:	str	wzr, [x0]
  407b6c:	bl	4018c0 <__ctype_b_loc@plt>
  407b70:	ldr	x8, [x0]
  407b74:	mov	x10, x20
  407b78:	ldrb	w9, [x10], #1
  407b7c:	ldrh	w11, [x8, x9, lsl #1]
  407b80:	tbnz	w11, #13, 407b78 <ferror@plt+0x6198>
  407b84:	cmp	x21, #0x0
  407b88:	add	x8, x29, #0x18
  407b8c:	csel	x21, x8, x21, eq  // eq = none
  407b90:	cmp	w9, #0x2d
  407b94:	b.ne	407ba0 <ferror@plt+0x61c0>  // b.any
  407b98:	mov	w20, #0x4                   	// #4
  407b9c:	b	407ebc <ferror@plt+0x64dc>
  407ba0:	mov	x0, x20
  407ba4:	mov	x1, x21
  407ba8:	mov	w2, w22
  407bac:	bl	401830 <strtoumax@plt>
  407bb0:	ldr	x25, [x21]
  407bb4:	cmp	x25, x20
  407bb8:	b.eq	407bdc <ferror@plt+0x61fc>  // b.none
  407bbc:	ldr	w20, [x24]
  407bc0:	mov	x22, x0
  407bc4:	cbz	w20, 407bd4 <ferror@plt+0x61f4>
  407bc8:	cmp	w20, #0x22
  407bcc:	b.ne	407b98 <ferror@plt+0x61b8>  // b.any
  407bd0:	mov	w20, #0x1                   	// #1
  407bd4:	cbnz	x23, 407bfc <ferror@plt+0x621c>
  407bd8:	b	407eb8 <ferror@plt+0x64d8>
  407bdc:	cbz	x23, 407b98 <ferror@plt+0x61b8>
  407be0:	ldrb	w1, [x20]
  407be4:	cbz	w1, 407b98 <ferror@plt+0x61b8>
  407be8:	mov	x0, x23
  407bec:	bl	401920 <strchr@plt>
  407bf0:	cbz	x0, 407b98 <ferror@plt+0x61b8>
  407bf4:	mov	w20, wzr
  407bf8:	mov	w22, #0x1                   	// #1
  407bfc:	ldrb	w24, [x25]
  407c00:	cbz	w24, 407eb8 <ferror@plt+0x64d8>
  407c04:	mov	x0, x23
  407c08:	mov	w1, w24
  407c0c:	bl	401920 <strchr@plt>
  407c10:	cbz	x0, 407e3c <ferror@plt+0x645c>
  407c14:	sub	w10, w24, #0x45
  407c18:	mov	w8, #0x1                   	// #1
  407c1c:	cmp	w10, #0x2f
  407c20:	mov	w9, #0x400                 	// #1024
  407c24:	b.hi	407c98 <ferror@plt+0x62b8>  // b.pmore
  407c28:	mov	w11, #0x1                   	// #1
  407c2c:	lsl	x10, x11, x10
  407c30:	mov	x11, #0x8945                	// #35141
  407c34:	movk	x11, #0x30, lsl #16
  407c38:	movk	x11, #0x8144, lsl #32
  407c3c:	tst	x10, x11
  407c40:	b.eq	407c98 <ferror@plt+0x62b8>  // b.none
  407c44:	mov	w1, #0x30                  	// #48
  407c48:	mov	x0, x23
  407c4c:	bl	401920 <strchr@plt>
  407c50:	cbz	x0, 407c84 <ferror@plt+0x62a4>
  407c54:	ldrb	w8, [x25, #1]
  407c58:	cmp	w8, #0x42
  407c5c:	b.eq	407c90 <ferror@plt+0x62b0>  // b.none
  407c60:	cmp	w8, #0x44
  407c64:	b.eq	407c90 <ferror@plt+0x62b0>  // b.none
  407c68:	cmp	w8, #0x69
  407c6c:	b.ne	407c84 <ferror@plt+0x62a4>  // b.any
  407c70:	ldrb	w8, [x25, #2]
  407c74:	mov	w9, #0x3                   	// #3
  407c78:	cmp	w8, #0x42
  407c7c:	csinc	x8, x9, xzr, eq  // eq = none
  407c80:	b	407c88 <ferror@plt+0x62a8>
  407c84:	mov	w8, #0x1                   	// #1
  407c88:	mov	w9, #0x400                 	// #1024
  407c8c:	b	407c98 <ferror@plt+0x62b8>
  407c90:	mov	w8, #0x2                   	// #2
  407c94:	mov	w9, #0x3e8                 	// #1000
  407c98:	cmp	w24, #0x59
  407c9c:	b.gt	407cd0 <ferror@plt+0x62f0>
  407ca0:	sub	w10, w24, #0x42
  407ca4:	cmp	w10, #0xe
  407ca8:	b.hi	407d0c <ferror@plt+0x632c>  // b.pmore
  407cac:	adrp	x11, 409000 <ferror@plt+0x7620>
  407cb0:	add	x11, x11, #0xa8b
  407cb4:	adr	x12, 407cc4 <ferror@plt+0x62e4>
  407cb8:	ldrb	w13, [x11, x10]
  407cbc:	add	x12, x12, x13, lsl #2
  407cc0:	br	x12
  407cc4:	cmp	xzr, x22, lsr #54
  407cc8:	lsl	x9, x22, #10
  407ccc:	b	407da4 <ferror@plt+0x63c4>
  407cd0:	cmp	w24, #0x73
  407cd4:	b.gt	407d48 <ferror@plt+0x6368>
  407cd8:	sub	w10, w24, #0x62
  407cdc:	cmp	w10, #0xb
  407ce0:	b.hi	407e08 <ferror@plt+0x6428>  // b.pmore
  407ce4:	adrp	x11, 409000 <ferror@plt+0x7620>
  407ce8:	add	x11, x11, #0xa9a
  407cec:	adr	x12, 407d00 <ferror@plt+0x6320>
  407cf0:	ldrb	w13, [x11, x10]
  407cf4:	add	x12, x12, x13, lsl #2
  407cf8:	mov	w10, wzr
  407cfc:	br	x12
  407d00:	cmp	xzr, x22, lsr #55
  407d04:	lsl	x9, x22, #9
  407d08:	b	407da4 <ferror@plt+0x63c4>
  407d0c:	cmp	w24, #0x54
  407d10:	b.eq	407ddc <ferror@plt+0x63fc>  // b.none
  407d14:	cmp	w24, #0x59
  407d18:	b.ne	407e3c <ferror@plt+0x645c>  // b.any
  407d1c:	mov	w10, wzr
  407d20:	mov	w11, #0xfffffff8            	// #-8
  407d24:	umulh	x12, x9, x22
  407d28:	cmp	xzr, x12
  407d2c:	mul	x13, x22, x9
  407d30:	cset	w12, ne  // ne = any
  407d34:	csinv	x22, x13, xzr, eq  // eq = none
  407d38:	adds	w11, w11, #0x1
  407d3c:	orr	w10, w10, w12
  407d40:	b.cc	407d24 <ferror@plt+0x6344>  // b.lo, b.ul, b.last
  407d44:	b	407e9c <ferror@plt+0x64bc>
  407d48:	cmp	w24, #0x74
  407d4c:	b.eq	407ddc <ferror@plt+0x63fc>  // b.none
  407d50:	cmp	w24, #0x77
  407d54:	b.ne	407e3c <ferror@plt+0x645c>  // b.any
  407d58:	cmn	x22, x22
  407d5c:	lsl	x9, x22, #1
  407d60:	cset	w10, cs  // cs = hs, nlast
  407d64:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  407d68:	b	407e9c <ferror@plt+0x64bc>
  407d6c:	mov	w10, wzr
  407d70:	mov	w11, #0xfffffffd            	// #-3
  407d74:	umulh	x12, x9, x22
  407d78:	cmp	xzr, x12
  407d7c:	mul	x13, x22, x9
  407d80:	cset	w12, ne  // ne = any
  407d84:	csinv	x22, x13, xzr, eq  // eq = none
  407d88:	adds	w11, w11, #0x1
  407d8c:	orr	w10, w10, w12
  407d90:	b.cc	407d74 <ferror@plt+0x6394>  // b.lo, b.ul, b.last
  407d94:	b	407e9c <ferror@plt+0x64bc>
  407d98:	umulh	x10, x9, x22
  407d9c:	mul	x9, x22, x9
  407da0:	cmp	xzr, x10
  407da4:	cset	w10, ne  // ne = any
  407da8:	csinv	x22, x9, xzr, eq  // eq = none
  407dac:	b	407e9c <ferror@plt+0x64bc>
  407db0:	mov	w10, wzr
  407db4:	mov	w11, #0xfffffffe            	// #-2
  407db8:	umulh	x12, x9, x22
  407dbc:	cmp	xzr, x12
  407dc0:	mul	x13, x22, x9
  407dc4:	cset	w12, ne  // ne = any
  407dc8:	csinv	x22, x13, xzr, eq  // eq = none
  407dcc:	adds	w11, w11, #0x1
  407dd0:	orr	w10, w10, w12
  407dd4:	b.cc	407db8 <ferror@plt+0x63d8>  // b.lo, b.ul, b.last
  407dd8:	b	407e9c <ferror@plt+0x64bc>
  407ddc:	mov	w10, wzr
  407de0:	mov	w11, #0xfffffffc            	// #-4
  407de4:	umulh	x12, x9, x22
  407de8:	cmp	xzr, x12
  407dec:	mul	x13, x22, x9
  407df0:	cset	w12, ne  // ne = any
  407df4:	csinv	x22, x13, xzr, eq  // eq = none
  407df8:	adds	w11, w11, #0x1
  407dfc:	orr	w10, w10, w12
  407e00:	b.cc	407de4 <ferror@plt+0x6404>  // b.lo, b.ul, b.last
  407e04:	b	407e9c <ferror@plt+0x64bc>
  407e08:	cmp	w24, #0x5a
  407e0c:	b.ne	407e3c <ferror@plt+0x645c>  // b.any
  407e10:	mov	w10, wzr
  407e14:	mov	w11, #0xfffffff9            	// #-7
  407e18:	umulh	x12, x9, x22
  407e1c:	cmp	xzr, x12
  407e20:	mul	x13, x22, x9
  407e24:	cset	w12, ne  // ne = any
  407e28:	csinv	x22, x13, xzr, eq  // eq = none
  407e2c:	adds	w11, w11, #0x1
  407e30:	orr	w10, w10, w12
  407e34:	b.cc	407e18 <ferror@plt+0x6438>  // b.lo, b.ul, b.last
  407e38:	b	407e9c <ferror@plt+0x64bc>
  407e3c:	str	x22, [x19]
  407e40:	orr	w20, w20, #0x2
  407e44:	b	407ebc <ferror@plt+0x64dc>
  407e48:	mov	w10, wzr
  407e4c:	mov	w11, #0xfffffffa            	// #-6
  407e50:	umulh	x12, x9, x22
  407e54:	cmp	xzr, x12
  407e58:	mul	x13, x22, x9
  407e5c:	cset	w12, ne  // ne = any
  407e60:	csinv	x22, x13, xzr, eq  // eq = none
  407e64:	adds	w11, w11, #0x1
  407e68:	orr	w10, w10, w12
  407e6c:	b.cc	407e50 <ferror@plt+0x6470>  // b.lo, b.ul, b.last
  407e70:	b	407e9c <ferror@plt+0x64bc>
  407e74:	mov	w10, wzr
  407e78:	mov	w11, #0xfffffffb            	// #-5
  407e7c:	umulh	x12, x9, x22
  407e80:	cmp	xzr, x12
  407e84:	mul	x13, x22, x9
  407e88:	cset	w12, ne  // ne = any
  407e8c:	csinv	x22, x13, xzr, eq  // eq = none
  407e90:	adds	w11, w11, #0x1
  407e94:	orr	w10, w10, w12
  407e98:	b.cc	407e7c <ferror@plt+0x649c>  // b.lo, b.ul, b.last
  407e9c:	add	x9, x25, x8
  407ea0:	str	x9, [x21]
  407ea4:	ldrb	w8, [x25, x8]
  407ea8:	orr	w9, w10, w20
  407eac:	orr	w10, w9, #0x2
  407eb0:	cmp	w8, #0x0
  407eb4:	csel	w20, w9, w10, eq  // eq = none
  407eb8:	str	x22, [x19]
  407ebc:	mov	w0, w20
  407ec0:	ldp	x20, x19, [sp, #64]
  407ec4:	ldp	x22, x21, [sp, #48]
  407ec8:	ldp	x24, x23, [sp, #32]
  407ecc:	ldr	x25, [sp, #16]
  407ed0:	ldp	x29, x30, [sp], #80
  407ed4:	ret
  407ed8:	adrp	x0, 409000 <ferror@plt+0x7620>
  407edc:	adrp	x1, 409000 <ferror@plt+0x7620>
  407ee0:	adrp	x3, 409000 <ferror@plt+0x7620>
  407ee4:	add	x0, x0, #0xa04
  407ee8:	add	x1, x1, #0xa2a
  407eec:	add	x3, x3, #0xaa6
  407ef0:	mov	w2, #0x54                  	// #84
  407ef4:	bl	4019b0 <__assert_fail@plt>
  407ef8:	mov	x8, x1
  407efc:	mov	w1, #0x1                   	// #1
  407f00:	mov	w9, #0x1                   	// #1
  407f04:	cbz	x0, 407f3c <ferror@plt+0x655c>
  407f08:	cbz	x8, 407f3c <ferror@plt+0x655c>
  407f0c:	umulh	x10, x8, x0
  407f10:	mov	x1, x8
  407f14:	mov	x9, x0
  407f18:	cbz	x10, 407f3c <ferror@plt+0x655c>
  407f1c:	stp	x29, x30, [sp, #-16]!
  407f20:	mov	x29, sp
  407f24:	bl	4019c0 <__errno_location@plt>
  407f28:	mov	w8, #0xc                   	// #12
  407f2c:	str	w8, [x0]
  407f30:	mov	x0, xzr
  407f34:	ldp	x29, x30, [sp], #16
  407f38:	ret
  407f3c:	mov	x0, x9
  407f40:	b	4017d0 <calloc@plt>
  407f44:	stp	x29, x30, [sp, #-48]!
  407f48:	str	x21, [sp, #16]
  407f4c:	stp	x20, x19, [sp, #32]
  407f50:	mov	x29, sp
  407f54:	mov	x19, x0
  407f58:	bl	4016f0 <fileno@plt>
  407f5c:	tbnz	w0, #31, 407fc4 <ferror@plt+0x65e4>
  407f60:	mov	x0, x19
  407f64:	bl	401990 <__freading@plt>
  407f68:	cbz	w0, 407f88 <ferror@plt+0x65a8>
  407f6c:	mov	x0, x19
  407f70:	bl	4016f0 <fileno@plt>
  407f74:	mov	w2, #0x1                   	// #1
  407f78:	mov	x1, xzr
  407f7c:	bl	4016c0 <lseek@plt>
  407f80:	cmn	x0, #0x1
  407f84:	b.eq	407fc4 <ferror@plt+0x65e4>  // b.none
  407f88:	mov	x0, x19
  407f8c:	bl	408284 <ferror@plt+0x68a4>
  407f90:	cbz	w0, 407fc4 <ferror@plt+0x65e4>
  407f94:	bl	4019c0 <__errno_location@plt>
  407f98:	ldr	w21, [x0]
  407f9c:	mov	x20, x0
  407fa0:	mov	x0, x19
  407fa4:	bl	401720 <fclose@plt>
  407fa8:	cbz	w21, 407fb4 <ferror@plt+0x65d4>
  407fac:	mov	w0, #0xffffffff            	// #-1
  407fb0:	str	w21, [x20]
  407fb4:	ldp	x20, x19, [sp, #32]
  407fb8:	ldr	x21, [sp, #16]
  407fbc:	ldp	x29, x30, [sp], #48
  407fc0:	ret
  407fc4:	mov	x0, x19
  407fc8:	ldp	x20, x19, [sp, #32]
  407fcc:	ldr	x21, [sp, #16]
  407fd0:	ldp	x29, x30, [sp], #48
  407fd4:	b	401720 <fclose@plt>
  407fd8:	sub	sp, sp, #0x100
  407fdc:	stp	x29, x30, [sp, #208]
  407fe0:	add	x29, sp, #0xd0
  407fe4:	mov	x8, #0xffffffffffffffd0    	// #-48
  407fe8:	mov	x9, sp
  407fec:	sub	x10, x29, #0x50
  407ff0:	stp	x20, x19, [sp, #240]
  407ff4:	mov	w19, w0
  407ff8:	movk	x8, #0xff80, lsl #32
  407ffc:	add	x11, x29, #0x30
  408000:	cmp	w1, #0xb
  408004:	add	x9, x9, #0x80
  408008:	add	x10, x10, #0x30
  40800c:	stp	x22, x21, [sp, #224]
  408010:	stp	x2, x3, [x29, #-80]
  408014:	stp	x4, x5, [x29, #-64]
  408018:	stp	x6, x7, [x29, #-48]
  40801c:	stp	q1, q2, [sp, #16]
  408020:	stp	q3, q4, [sp, #48]
  408024:	str	q0, [sp]
  408028:	stp	q5, q6, [sp, #80]
  40802c:	str	q7, [sp, #112]
  408030:	stp	x9, x8, [x29, #-16]
  408034:	stp	x11, x10, [x29, #-32]
  408038:	b.hi	408084 <ferror@plt+0x66a4>  // b.pmore
  40803c:	mov	w8, #0x1                   	// #1
  408040:	lsl	w8, w8, w1
  408044:	mov	w9, #0x514                 	// #1300
  408048:	tst	w8, w9
  40804c:	b.ne	4080bc <ferror@plt+0x66dc>  // b.any
  408050:	mov	w9, #0xa0a                 	// #2570
  408054:	tst	w8, w9
  408058:	b.ne	4080b0 <ferror@plt+0x66d0>  // b.any
  40805c:	cbnz	w1, 408084 <ferror@plt+0x66a4>
  408060:	ldursw	x8, [x29, #-8]
  408064:	tbz	w8, #31, 408164 <ferror@plt+0x6784>
  408068:	add	w9, w8, #0x8
  40806c:	cmn	w8, #0x8
  408070:	stur	w9, [x29, #-8]
  408074:	b.gt	408164 <ferror@plt+0x6784>
  408078:	ldur	x9, [x29, #-24]
  40807c:	add	x8, x9, x8
  408080:	b	408170 <ferror@plt+0x6790>
  408084:	sub	w8, w1, #0x400
  408088:	cmp	w8, #0xa
  40808c:	b.hi	408140 <ferror@plt+0x6760>  // b.pmore
  408090:	mov	w9, #0x1                   	// #1
  408094:	lsl	w9, w9, w8
  408098:	mov	w10, #0x285                 	// #645
  40809c:	tst	w9, w10
  4080a0:	b.ne	4080bc <ferror@plt+0x66dc>  // b.any
  4080a4:	mov	w10, #0x502                 	// #1282
  4080a8:	tst	w9, w10
  4080ac:	b.eq	408114 <ferror@plt+0x6734>  // b.none
  4080b0:	mov	w0, w19
  4080b4:	bl	401940 <fcntl@plt>
  4080b8:	b	4080f8 <ferror@plt+0x6718>
  4080bc:	ldursw	x8, [x29, #-8]
  4080c0:	tbz	w8, #31, 4080e0 <ferror@plt+0x6700>
  4080c4:	add	w9, w8, #0x8
  4080c8:	cmn	w8, #0x8
  4080cc:	stur	w9, [x29, #-8]
  4080d0:	b.gt	4080e0 <ferror@plt+0x6700>
  4080d4:	ldur	x9, [x29, #-24]
  4080d8:	add	x8, x9, x8
  4080dc:	b	4080ec <ferror@plt+0x670c>
  4080e0:	ldur	x8, [x29, #-32]
  4080e4:	add	x9, x8, #0x8
  4080e8:	stur	x9, [x29, #-32]
  4080ec:	ldr	w2, [x8]
  4080f0:	mov	w0, w19
  4080f4:	bl	401940 <fcntl@plt>
  4080f8:	mov	w20, w0
  4080fc:	mov	w0, w20
  408100:	ldp	x20, x19, [sp, #240]
  408104:	ldp	x22, x21, [sp, #224]
  408108:	ldp	x29, x30, [sp, #208]
  40810c:	add	sp, sp, #0x100
  408110:	ret
  408114:	cmp	w8, #0x6
  408118:	b.ne	408140 <ferror@plt+0x6760>  // b.any
  40811c:	ldursw	x8, [x29, #-8]
  408120:	tbz	w8, #31, 408180 <ferror@plt+0x67a0>
  408124:	add	w9, w8, #0x8
  408128:	cmn	w8, #0x8
  40812c:	stur	w9, [x29, #-8]
  408130:	b.gt	408180 <ferror@plt+0x67a0>
  408134:	ldur	x9, [x29, #-24]
  408138:	add	x8, x9, x8
  40813c:	b	40818c <ferror@plt+0x67ac>
  408140:	ldursw	x8, [x29, #-8]
  408144:	tbz	w8, #31, 4081ec <ferror@plt+0x680c>
  408148:	add	w9, w8, #0x8
  40814c:	cmn	w8, #0x8
  408150:	stur	w9, [x29, #-8]
  408154:	b.gt	4081ec <ferror@plt+0x680c>
  408158:	ldur	x9, [x29, #-24]
  40815c:	add	x8, x9, x8
  408160:	b	4081f8 <ferror@plt+0x6818>
  408164:	ldur	x8, [x29, #-32]
  408168:	add	x9, x8, #0x8
  40816c:	stur	x9, [x29, #-32]
  408170:	ldr	w2, [x8]
  408174:	mov	w0, w19
  408178:	mov	w1, wzr
  40817c:	b	4080f4 <ferror@plt+0x6714>
  408180:	ldur	x8, [x29, #-32]
  408184:	add	x9, x8, #0x8
  408188:	stur	x9, [x29, #-32]
  40818c:	adrp	x22, 41a000 <ferror@plt+0x18620>
  408190:	ldr	w9, [x22, #1072]
  408194:	ldr	w21, [x8]
  408198:	tbnz	w9, #31, 408214 <ferror@plt+0x6834>
  40819c:	mov	w1, #0x406                 	// #1030
  4081a0:	mov	w0, w19
  4081a4:	mov	w2, w21
  4081a8:	bl	401940 <fcntl@plt>
  4081ac:	mov	w20, w0
  4081b0:	tbz	w0, #31, 408208 <ferror@plt+0x6828>
  4081b4:	bl	4019c0 <__errno_location@plt>
  4081b8:	ldr	w8, [x0]
  4081bc:	cmp	w8, #0x16
  4081c0:	b.ne	408208 <ferror@plt+0x6828>  // b.any
  4081c4:	mov	w0, w19
  4081c8:	mov	w1, wzr
  4081cc:	mov	w2, w21
  4081d0:	bl	401940 <fcntl@plt>
  4081d4:	mov	w20, w0
  4081d8:	tbnz	w0, #31, 4080fc <ferror@plt+0x671c>
  4081dc:	mov	w8, #0xffffffff            	// #-1
  4081e0:	str	w8, [x22, #1072]
  4081e4:	mov	w8, #0x1                   	// #1
  4081e8:	b	408234 <ferror@plt+0x6854>
  4081ec:	ldur	x8, [x29, #-32]
  4081f0:	add	x9, x8, #0x8
  4081f4:	stur	x9, [x29, #-32]
  4081f8:	ldr	x2, [x8]
  4081fc:	mov	w0, w19
  408200:	bl	401940 <fcntl@plt>
  408204:	b	4080f8 <ferror@plt+0x6718>
  408208:	mov	w8, #0x1                   	// #1
  40820c:	str	w8, [x22, #1072]
  408210:	b	4080fc <ferror@plt+0x671c>
  408214:	mov	w0, w19
  408218:	mov	w1, wzr
  40821c:	mov	w2, w21
  408220:	bl	401940 <fcntl@plt>
  408224:	ldr	w8, [x22, #1072]
  408228:	mov	w20, w0
  40822c:	cmn	w8, #0x1
  408230:	cset	w8, eq  // eq = none
  408234:	cbz	w8, 4080fc <ferror@plt+0x671c>
  408238:	tbnz	w20, #31, 4080fc <ferror@plt+0x671c>
  40823c:	mov	w1, #0x1                   	// #1
  408240:	mov	w0, w20
  408244:	bl	401940 <fcntl@plt>
  408248:	tbnz	w0, #31, 408264 <ferror@plt+0x6884>
  40824c:	orr	w2, w0, #0x1
  408250:	mov	w1, #0x2                   	// #2
  408254:	mov	w0, w20
  408258:	bl	401940 <fcntl@plt>
  40825c:	cmn	w0, #0x1
  408260:	b.ne	4080fc <ferror@plt+0x671c>  // b.any
  408264:	bl	4019c0 <__errno_location@plt>
  408268:	ldr	w21, [x0]
  40826c:	mov	x19, x0
  408270:	mov	w0, w20
  408274:	bl	401800 <close@plt>
  408278:	str	w21, [x19]
  40827c:	mov	w20, #0xffffffff            	// #-1
  408280:	b	4080fc <ferror@plt+0x671c>
  408284:	stp	x29, x30, [sp, #-32]!
  408288:	str	x19, [sp, #16]
  40828c:	mov	x19, x0
  408290:	mov	x29, sp
  408294:	cbz	x0, 4082bc <ferror@plt+0x68dc>
  408298:	mov	x0, x19
  40829c:	bl	401990 <__freading@plt>
  4082a0:	cbz	w0, 4082bc <ferror@plt+0x68dc>
  4082a4:	ldrb	w8, [x19, #1]
  4082a8:	tbz	w8, #0, 4082bc <ferror@plt+0x68dc>
  4082ac:	mov	w2, #0x1                   	// #1
  4082b0:	mov	x0, x19
  4082b4:	mov	x1, xzr
  4082b8:	bl	4082cc <ferror@plt+0x68ec>
  4082bc:	mov	x0, x19
  4082c0:	ldr	x19, [sp, #16]
  4082c4:	ldp	x29, x30, [sp], #32
  4082c8:	b	401960 <fflush@plt>
  4082cc:	stp	x29, x30, [sp, #-48]!
  4082d0:	str	x21, [sp, #16]
  4082d4:	stp	x20, x19, [sp, #32]
  4082d8:	ldp	x9, x8, [x0, #8]
  4082dc:	mov	w20, w2
  4082e0:	mov	x19, x0
  4082e4:	mov	x21, x1
  4082e8:	cmp	x8, x9
  4082ec:	mov	x29, sp
  4082f0:	b.ne	408308 <ferror@plt+0x6928>  // b.any
  4082f4:	ldp	x9, x8, [x19, #32]
  4082f8:	cmp	x8, x9
  4082fc:	b.ne	408308 <ferror@plt+0x6928>  // b.any
  408300:	ldr	x8, [x19, #72]
  408304:	cbz	x8, 408324 <ferror@plt+0x6944>
  408308:	mov	x0, x19
  40830c:	mov	x1, x21
  408310:	mov	w2, w20
  408314:	ldp	x20, x19, [sp, #32]
  408318:	ldr	x21, [sp, #16]
  40831c:	ldp	x29, x30, [sp], #48
  408320:	b	4018d0 <fseeko@plt>
  408324:	mov	x0, x19
  408328:	bl	4016f0 <fileno@plt>
  40832c:	mov	x1, x21
  408330:	mov	w2, w20
  408334:	bl	4016c0 <lseek@plt>
  408338:	cmn	x0, #0x1
  40833c:	b.eq	408358 <ferror@plt+0x6978>  // b.none
  408340:	ldr	w9, [x19]
  408344:	mov	x8, x0
  408348:	mov	w0, wzr
  40834c:	str	x8, [x19, #144]
  408350:	and	w9, w9, #0xffffffef
  408354:	str	w9, [x19]
  408358:	ldp	x20, x19, [sp, #32]
  40835c:	ldr	x21, [sp, #16]
  408360:	ldp	x29, x30, [sp], #48
  408364:	ret
  408368:	sub	sp, sp, #0x40
  40836c:	stp	x29, x30, [sp, #16]
  408370:	add	x29, sp, #0x10
  408374:	cmp	x0, #0x0
  408378:	sub	x8, x29, #0x4
  40837c:	stp	x20, x19, [sp, #48]
  408380:	csel	x20, x8, x0, eq  // eq = none
  408384:	mov	x0, x20
  408388:	stp	x22, x21, [sp, #32]
  40838c:	mov	x22, x2
  408390:	mov	x19, x1
  408394:	bl	401610 <mbrtowc@plt>
  408398:	mov	x21, x0
  40839c:	cbz	x22, 4083c0 <ferror@plt+0x69e0>
  4083a0:	cmn	x21, #0x2
  4083a4:	b.cc	4083c0 <ferror@plt+0x69e0>  // b.lo, b.ul, b.last
  4083a8:	mov	w0, wzr
  4083ac:	bl	408454 <ferror@plt+0x6a74>
  4083b0:	tbnz	w0, #0, 4083c0 <ferror@plt+0x69e0>
  4083b4:	ldrb	w8, [x19]
  4083b8:	mov	w21, #0x1                   	// #1
  4083bc:	str	w8, [x20]
  4083c0:	mov	x0, x21
  4083c4:	ldp	x20, x19, [sp, #48]
  4083c8:	ldp	x22, x21, [sp, #32]
  4083cc:	ldp	x29, x30, [sp, #16]
  4083d0:	add	sp, sp, #0x40
  4083d4:	ret
  4083d8:	stp	x29, x30, [sp, #-48]!
  4083dc:	str	x21, [sp, #16]
  4083e0:	stp	x20, x19, [sp, #32]
  4083e4:	mov	x29, sp
  4083e8:	mov	x20, x0
  4083ec:	bl	4016d0 <__fpending@plt>
  4083f0:	mov	x19, x0
  4083f4:	mov	x0, x20
  4083f8:	bl	401690 <ferror_unlocked@plt>
  4083fc:	mov	w21, w0
  408400:	mov	x0, x20
  408404:	bl	407f44 <ferror@plt+0x6564>
  408408:	mov	w8, w0
  40840c:	cbz	w21, 408424 <ferror@plt+0x6a44>
  408410:	cbnz	w8, 40841c <ferror@plt+0x6a3c>
  408414:	bl	4019c0 <__errno_location@plt>
  408418:	str	wzr, [x0]
  40841c:	mov	w0, #0xffffffff            	// #-1
  408420:	b	408444 <ferror@plt+0x6a64>
  408424:	cmp	w8, #0x0
  408428:	csetm	w0, ne  // ne = any
  40842c:	cbnz	x19, 408444 <ferror@plt+0x6a64>
  408430:	cbz	w8, 408444 <ferror@plt+0x6a64>
  408434:	bl	4019c0 <__errno_location@plt>
  408438:	ldr	w8, [x0]
  40843c:	cmp	w8, #0x9
  408440:	csetm	w0, ne  // ne = any
  408444:	ldp	x20, x19, [sp, #32]
  408448:	ldr	x21, [sp, #16]
  40844c:	ldp	x29, x30, [sp], #48
  408450:	ret
  408454:	stp	x29, x30, [sp, #-32]!
  408458:	mov	x1, xzr
  40845c:	str	x19, [sp, #16]
  408460:	mov	x29, sp
  408464:	bl	4019d0 <setlocale@plt>
  408468:	cbz	x0, 408494 <ferror@plt+0x6ab4>
  40846c:	adrp	x1, 409000 <ferror@plt+0x7620>
  408470:	add	x1, x1, #0xaf5
  408474:	mov	x19, x0
  408478:	bl	4018b0 <strcmp@plt>
  40847c:	cbz	w0, 40849c <ferror@plt+0x6abc>
  408480:	adrp	x1, 409000 <ferror@plt+0x7620>
  408484:	add	x1, x1, #0xaf7
  408488:	mov	x0, x19
  40848c:	bl	4018b0 <strcmp@plt>
  408490:	cbz	w0, 40849c <ferror@plt+0x6abc>
  408494:	mov	w0, #0x1                   	// #1
  408498:	b	4084a0 <ferror@plt+0x6ac0>
  40849c:	mov	w0, wzr
  4084a0:	ldr	x19, [sp, #16]
  4084a4:	ldp	x29, x30, [sp], #32
  4084a8:	ret
  4084ac:	stp	x29, x30, [sp, #-16]!
  4084b0:	mov	w0, #0xe                   	// #14
  4084b4:	mov	x29, sp
  4084b8:	bl	401730 <nl_langinfo@plt>
  4084bc:	adrp	x8, 409000 <ferror@plt+0x7620>
  4084c0:	add	x8, x8, #0x7ad
  4084c4:	cmp	x0, #0x0
  4084c8:	csel	x8, x8, x0, eq  // eq = none
  4084cc:	ldrb	w9, [x8]
  4084d0:	adrp	x10, 409000 <ferror@plt+0x7620>
  4084d4:	add	x10, x10, #0xafd
  4084d8:	cmp	w9, #0x0
  4084dc:	csel	x0, x10, x8, eq  // eq = none
  4084e0:	ldp	x29, x30, [sp], #16
  4084e4:	ret
  4084e8:	stp	x29, x30, [sp, #-64]!
  4084ec:	mov	x29, sp
  4084f0:	stp	x19, x20, [sp, #16]
  4084f4:	adrp	x20, 419000 <ferror@plt+0x17620>
  4084f8:	add	x20, x20, #0xdf0
  4084fc:	stp	x21, x22, [sp, #32]
  408500:	adrp	x21, 419000 <ferror@plt+0x17620>
  408504:	add	x21, x21, #0xde8
  408508:	sub	x20, x20, x21
  40850c:	mov	w22, w0
  408510:	stp	x23, x24, [sp, #48]
  408514:	mov	x23, x1
  408518:	mov	x24, x2
  40851c:	bl	4015d8 <mbrtowc@plt-0x38>
  408520:	cmp	xzr, x20, asr #3
  408524:	b.eq	408550 <ferror@plt+0x6b70>  // b.none
  408528:	asr	x20, x20, #3
  40852c:	mov	x19, #0x0                   	// #0
  408530:	ldr	x3, [x21, x19, lsl #3]
  408534:	mov	x2, x24
  408538:	add	x19, x19, #0x1
  40853c:	mov	x1, x23
  408540:	mov	w0, w22
  408544:	blr	x3
  408548:	cmp	x20, x19
  40854c:	b.ne	408530 <ferror@plt+0x6b50>  // b.any
  408550:	ldp	x19, x20, [sp, #16]
  408554:	ldp	x21, x22, [sp, #32]
  408558:	ldp	x23, x24, [sp, #48]
  40855c:	ldp	x29, x30, [sp], #64
  408560:	ret
  408564:	nop
  408568:	ret
  40856c:	nop
  408570:	adrp	x2, 41a000 <ferror@plt+0x18620>
  408574:	mov	x1, #0x0                   	// #0
  408578:	ldr	x2, [x2, #504]
  40857c:	b	4016a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408580 <.fini>:
  408580:	stp	x29, x30, [sp, #-16]!
  408584:	mov	x29, sp
  408588:	ldp	x29, x30, [sp], #16
  40858c:	ret
