#pragma once

#include "ops/common/math.cuh"
#include "ops/common/memory.cuh"

#include <cuda_bf16.h>
#include <cuda_fp4.h>
#include <cuda_fp8.h>

#include <cstdint>

namespace ninfer::ops::detail {

__device__ __forceinline__ float2 decode_nvfp4_e2m1x2(std::uint8_t storage) {
    __nv_fp4x2_e2m1 value;
    value.__x = storage;
    return static_cast<float2>(value);
}

__device__ __forceinline__ float decode_nvfp4_e4m3(std::uint8_t storage) {
    __nv_fp8x2_e4m3 value;
    value.__x = static_cast<std::uint16_t>(storage) | (static_cast<std::uint16_t>(storage) << 8);
    return static_cast<float2>(value).x;
}

// One e4m3 block scale in the K16M128x4 layout. A 512-byte tile holds 128 rows by four groups,
// with the rows interleaved so that four rows 32 apart share one 16-byte line. `ScaleTilesPerRow`
// is the matrix's column count over 64; a caller that owns rows of a larger plane than a
// registered linear shape supplies it directly.
template <int ScaleTilesPerRow>
__device__ __forceinline__ std::int64_t nvfp4_scale_byte(int row, int group) {
    const int m_tile     = row / 128;
    const int row_inner  = row - m_tile * 128;
    const int scale_tile = group / 4;
    const int scale_lane = group & 3;
    return (static_cast<std::int64_t>(m_tile) * ScaleTilesPerRow + scale_tile) * 512 +
           (row_inner & 31) * 16 + (row_inner >> 5) * 4 + scale_lane;
}

struct alignas(8) Nvfp4QuantizedK16 {
    std::uint32_t codes_lo;
    std::uint32_t codes_hi;
    std::uint8_t scale;
};

static_assert(alignof(Nvfp4QuantizedK16) == 8);

// Encodes via the vendor __nv_fp4x2_e2m1(float2) constructor rather than the inline
// `cvt.rn.satfinite.e2m1x2.f32` PTX this replaced: that instruction is Blackwell-only, but the
// vendor type's constructor (cuda_fp4.hpp's __nv_cvt_float2_to_fp4x2) already carries a portable,
// bit-identical-to-hardware software fallback for __CUDA_ARCH__ < 1000, which sm_86/sm_89 take.
// Going through the same type decode already uses (confirmed working on sm_86 by
// nvfp4_small_t.cuh's existing decode-only usage) guarantees encode/decode agree on nibble order
// without re-deriving it by hand.
__device__ __forceinline__ std::uint8_t pack_e2m1x2(float2 pair) {
    __nv_fp4x2_e2m1 packed(pair);
    return packed.__x;
}

__device__ __forceinline__ void
pack_nvfp4_e2m1x16(const float2 (&values)[8], std::uint32_t& codes_lo, std::uint32_t& codes_hi) {
    std::uint8_t bytes[8];
#pragma unroll
    for (int i = 0; i < 8; ++i) { bytes[i] = pack_e2m1x2(values[i]); }
    codes_lo = static_cast<std::uint32_t>(bytes[0]) | (static_cast<std::uint32_t>(bytes[1]) << 8) |
              (static_cast<std::uint32_t>(bytes[2]) << 16) |
              (static_cast<std::uint32_t>(bytes[3]) << 24);
    codes_hi = static_cast<std::uint32_t>(bytes[4]) | (static_cast<std::uint32_t>(bytes[5]) << 8) |
              (static_cast<std::uint32_t>(bytes[6]) << 16) |
              (static_cast<std::uint32_t>(bytes[7]) << 24);
}

// Half a group, packed by one lane. A fused epilogue splits the sixteen values of a group across
// two neighbouring lanes so that every thread of the block takes part.
__device__ __forceinline__ std::uint32_t pack_nvfp4_e2m1x8(const float2 (&values)[4]) {
    std::uint32_t codes = 0;
    asm volatile("{\n"
                 ".reg .b8 b0;\n"
                 ".reg .b8 b1;\n"
                 ".reg .b8 b2;\n"
                 ".reg .b8 b3;\n"
                 "cvt.rn.satfinite.e2m1x2.f32 b0, %2, %1;\n"
                 "cvt.rn.satfinite.e2m1x2.f32 b1, %4, %3;\n"
                 "cvt.rn.satfinite.e2m1x2.f32 b2, %6, %5;\n"
                 "cvt.rn.satfinite.e2m1x2.f32 b3, %8, %7;\n"
                 "mov.b32 %0, {b0,b1,b2,b3};\n"
                 "}\n"
                 : "=r"(codes)
                 : "f"(values[0].x), "f"(values[0].y), "f"(values[1].x), "f"(values[1].y),
                   "f"(values[2].x), "f"(values[2].y), "f"(values[3].x), "f"(values[3].y));
    return codes;
}

// Sixteen bf16 values already in registers, for a caller that holds them there rather than writing
// them out for a separate pass to read back. Note that this divides where the sparse-MoE fused
// epilogue multiplies by a reciprocal, so the two can differ by one code at an exact tie.
// Nothing in the engine compares the two planes: each route is checked end to end against an
// oracle that quantises neither.
__device__ __forceinline__ Nvfp4QuantizedK16
quantize_nvfp4_k16_bits(const std::uint32_t (&represented)[8], float input_scale_divisor) {
    float2 values[8];
    float max_abs = 0.0F;
#pragma unroll
    for (int pair = 0; pair < 8; ++pair) {
        values[pair] = bf16x2_bits_to_float2(represented[pair]);
        max_abs      = fmaxf(max_abs, fabsf(values[pair].x));
        max_abs      = fmaxf(max_abs, fabsf(values[pair].y));
    }

    Nvfp4QuantizedK16 result{};
    const float scale_unencoded = __fdiv_rn(input_scale_divisor * max_abs, 6.0F);
    result.scale                = __nv_cvt_float_to_fp8(scale_unencoded, __NV_SATFINITE, __NV_E4M3);
    if (result.scale == 0) { return result; }

    const float decoded_scale = decode_nvfp4_e4m3(result.scale);
#pragma unroll
    for (int pair = 0; pair < 8; ++pair) {
        values[pair].x = __fdiv_rn(values[pair].x * input_scale_divisor, decoded_scale);
        values[pair].y = __fdiv_rn(values[pair].y * input_scale_divisor, decoded_scale);
    }
    pack_nvfp4_e2m1x16(values, result.codes_lo, result.codes_hi);
    return result;
}

__device__ __forceinline__ Nvfp4QuantizedK16 quantize_nvfp4_k16(const __nv_bfloat16* source,
                                                                float input_scale_divisor) {
    const uint4 packed0                = load_vec<uint4>(source);
    const uint4 packed1                = load_vec<uint4>(source + 8);
    const std::uint32_t represented[8] = {
        packed0.x, packed0.y, packed0.z, packed0.w, packed1.x, packed1.y, packed1.z, packed1.w,
    };
    return quantize_nvfp4_k16_bits(represented, input_scale_divisor);
}

} // namespace ninfer::ops::detail
