m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/intelFPGA_lite/22.1std
T_opt
!s110 1679305412
VbOkIkWlYDDA6g:4ee:Iln2
Z2 04 22 4 work RISC_V_Single_Cycle_TB fast 0
=1-04d4c47e8ba3-64182ac3-175-3de0
Z3 !s124 OEM10U46 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.2;73
R1
T_opt1
!s110 1679340349
VANN9dlY6]42X4Zm7E[RTm3
R2
=3-04d4c47e8ba3-6418b33a-17a-71cc
R3
o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
vAdder_32_Bits
Z6 !s110 1679340249
!i10b 1
!s100 ]]1J@==K`8kPSg5PUDi8W3
I=GOJW^m<9P_K<NWk0<ego2
Z7 dD:/ARQ_QUARTUS/RISC_V_Single_Cycle/proj_questa
Z8 w1632507120
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
!i122 20
L0 13 16
Z9 VDg1SIo80bB@j0V0VzS_@n1
Z10 OL;L;2021.2;73
r1
!s85 0
31
!s108 1679340248.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@adder_32_@bits
vALU
R6
!i10b 1
!s100 G[[Icl<?fRR`ncdnRV?QP1
IH72KLIN60]PbD>=aA@G`;0
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
!i122 21
L0 17 23
R9
R10
r1
!s85 0
31
!s108 1679340249.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!i113 0
R11
R4
n@a@l@u
vALU_Control
Z12 !s110 1679340250
!i10b 1
!s100 <ikAT0CJX`]OI7eUdl^=43
Ik04nUNU99_6@cPBUzWAcO2
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
!i122 22
L0 15 30
R9
R10
r1
!s85 0
31
Z13 !s108 1679340250.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!i113 0
R11
R4
n@a@l@u_@control
vControl
R12
!i10b 1
!s100 VXH;^eVPiAAERoF5Sd0H;1
IWg7]oT>^_F7U5`9A`1KI?0
R7
w1679340243
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
!i122 23
L0 17 44
R9
R10
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!i113 0
R11
R4
n@control
vData_Memory
R12
!i10b 1
!s100 z86cQICfUFR84NGlVgkA63
IO9cdjVV8Sc0KR:6EiC;462
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
!i122 24
L0 13 35
R9
R10
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!i113 0
R11
R4
n@data_@memory
vDecoder_Register_File
R12
!i10b 1
!s100 McjJ;eT`CL^gKzSaHBkF33
ITEDWOmOI@:O1F1mR2l?1H3
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
!i122 25
L0 12 50
R9
R10
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!i113 0
R11
R4
n@decoder_@register_@file
vImmediate_Unit
Z14 !s110 1679340251
!i10b 1
!s100 HoZdY6?l3mm9FdZ@cHGfH2
IHVFXNoV;Gf9z8di@[Z[kO3
R7
w1679307571
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
!i122 26
L0 14 20
R9
R10
r1
!s85 0
31
R13
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!i113 0
R11
R4
n@immediate_@unit
vMultiplexer_2_to_1
R14
!i10b 1
!s100 ;:eeJ;AHY7A^Ld9RHQfQ[0
IDC>blFDWUM]?jOiVl9RIR1
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
!i122 27
L0 13 21
R9
R10
r1
!s85 0
31
Z15 !s108 1679340251.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!i113 0
R11
R4
n@multiplexer_2_to_1
vMUXRegisterFile
R14
!i10b 1
!s100 nBWFB0n:b]lZh_XigEU=]1
IYDdMFTK_LIFN^Xjzm>Mz80
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
!i122 28
L0 2 82
R9
R10
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!i113 0
R11
R4
n@m@u@x@register@file
vPC_Register
R14
!i10b 1
!s100 YPRg_iMMTITG1KjIDJWV61
Ij3gH`CBP?gHH9I3O7HA>J2
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
!i122 29
L0 15 21
R9
R10
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!i113 0
R11
R4
n@p@c_@register
vProgram_Memory
Z16 !s110 1679340252
!i10b 1
!s100 OK4T[om^ZCLz^T[2@T::o3
IjoZ0=5TCL=?cdO^A;dn7W1
R7
w1679304436
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
!i122 30
L0 15 28
R9
R10
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!i113 0
R11
R4
n@program_@memory
vRegister
R16
!i10b 1
!s100 c`llfJWOXjQN;MYLz^cz:2
I7:3D?_ThdDZHkVNECZSB:3
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
!i122 31
L0 12 23
R9
R10
r1
!s85 0
31
Z17 !s108 1679340252.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!i113 0
R11
R4
n@register
vRegister_File
R16
!i10b 1
!s100 R[Rb@T=>j2@IjZam7^kDC0
I[]?@zGU7lmEa`EJ0<1;gd2
R7
R8
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
!i122 32
L0 15 513
R9
R10
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!i113 0
R11
R4
n@register_@file
vRISC_V_Single_Cycle
R16
!i10b 1
!s100 QYLKi3j=TV<Z=Gl@SSI6G0
IoC__IiCnT8kiBJoD=bLg11
R7
w1679309920
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
!i122 33
L0 20 176
R9
R10
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle
vRISC_V_Single_Cycle_TB
R16
!i10b 1
!s100 OPPVKVTORA]kkR3fMTCaO2
I>@N3R;I@o<1o4?S`EKME?1
R7
w1679309957
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
!i122 34
L0 15 26
R9
R10
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle_@t@b
