
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)
	S3= ICache[addr]={13,rS,rT,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={13,rS,rT,UIMM}                             ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={13,rS,rT,UIMM}                             Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={13,rS,rT,UIMM}                           Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={13,rS,rT,UIMM}                               Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={13,rS,rT,UIMM}                           ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={13,rS,rT,UIMM}                                IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={13,rS,rT,UIMM}                       IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlIR_DMMU1=0                                         Premise(F40)
	S63= CtrlIR_WB=0                                            Premise(F41)
	S64= CtrlA_MEM=0                                            Premise(F42)
	S65= CtrlA_WB=0                                             Premise(F43)
	S66= CtrlB_MEM=0                                            Premise(F44)
	S67= CtrlB_WB=0                                             Premise(F45)
	S68= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S69= CtrlALUOut_WB=0                                        Premise(F47)
	S70= CtrlIR_DMMU2=0                                         Premise(F48)
	S71= CtrlALUOut_DMMU2=0                                     Premise(F49)
	S72= GPR[rS]=a                                              Premise(F50)

ID	S73= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S74= PC.Out=addr+4                                          PC-Out(S44)
	S75= PC.CIA=addr                                            PC-Out(S45)
	S76= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S77= IR_ID.Out={13,rS,rT,UIMM}                              IR-Out(S52)
	S78= IR_ID.Out31_26=13                                      IR-Out(S52)
	S79= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S80= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S81= IR_ID.Out15_0=UIMM                                     IR-Out(S52)
	S82= IR_ID.Out=>FU.IR_ID                                    Premise(F81)
	S83= FU.IR_ID={13,rS,rT,UIMM}                               Path(S77,S82)
	S84= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F82)
	S85= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F83)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F84)
	S87= CU_ID.Op=13                                            Path(S78,S86)
	S88= CU_ID.Func=alu_add                                     CU_ID(S87)
	S89= IR_ID.Out25_21=>GPR.RReg1                              Premise(F85)
	S90= GPR.RReg1=rS                                           Path(S79,S89)
	S91= GPR.Rdata1=a                                           GPR-Read(S90,S72)
	S92= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F86)
	S93= LIMMEXT.In=UIMM                                        Path(S81,S92)
	S94= LIMMEXT.Out={16{0},UIMM}                               LIMMEXT(S93)
	S95= GPR.Rdata1=>FU.InID1                                   Premise(F87)
	S96= FU.InID1=a                                             Path(S91,S95)
	S97= FU.OutID1=FU(a)                                        FU-Forward(S96)
	S98= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F88)
	S99= FU.InID1_RReg=rS                                       Path(S79,S98)
	S100= FU.OutID1=>A_EX.In                                    Premise(F89)
	S101= A_EX.In=FU(a)                                         Path(S97,S100)
	S102= LIMMEXT.Out=>B_EX.In                                  Premise(F90)
	S103= B_EX.In={16{0},UIMM}                                  Path(S94,S102)
	S104= IR_ID.Out=>IR_EX.In                                   Premise(F91)
	S105= IR_EX.In={13,rS,rT,UIMM}                              Path(S77,S104)
	S106= FU.Halt_ID=>CU_ID.Halt                                Premise(F92)
	S107= FU.Bub_ID=>CU_ID.Bub                                  Premise(F93)
	S108= FU.InID2_RReg=5'b00000                                Premise(F94)
	S109= CtrlASIDIn=0                                          Premise(F95)
	S110= CtrlCP0=0                                             Premise(F96)
	S111= CP0[ASID]=pid                                         CP0-Hold(S38,S110)
	S112= CtrlEPCIn=0                                           Premise(F97)
	S113= CtrlExCodeIn=0                                        Premise(F98)
	S114= CtrlIMMU=0                                            Premise(F99)
	S115= CtrlPC=0                                              Premise(F100)
	S116= CtrlPCInc=0                                           Premise(F101)
	S117= PC[CIA]=addr                                          PC-Hold(S45,S116)
	S118= PC[Out]=addr+4                                        PC-Hold(S44,S115,S116)
	S119= CtrlIAddrReg=0                                        Premise(F102)
	S120= CtrlICache=0                                          Premise(F103)
	S121= ICache[addr]={13,rS,rT,UIMM}                          ICache-Hold(S48,S120)
	S122= CtrlIR_IMMU=0                                         Premise(F104)
	S123= CtrlICacheReg=0                                       Premise(F105)
	S124= CtrlIR_ID=0                                           Premise(F106)
	S125= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S52,S124)
	S126= CtrlIMem=0                                            Premise(F107)
	S127= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S54,S126)
	S128= CtrlIRMux=0                                           Premise(F108)
	S129= CtrlGPR=0                                             Premise(F109)
	S130= GPR[rS]=a                                             GPR-Hold(S72,S129)
	S131= CtrlA_EX=1                                            Premise(F110)
	S132= [A_EX]=FU(a)                                          A_EX-Write(S101,S131)
	S133= CtrlB_EX=1                                            Premise(F111)
	S134= [B_EX]={16{0},UIMM}                                   B_EX-Write(S103,S133)
	S135= CtrlIR_EX=1                                           Premise(F112)
	S136= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S105,S135)
	S137= CtrlALUOut_MEM=0                                      Premise(F113)
	S138= CtrlIR_MEM=0                                          Premise(F114)
	S139= CtrlIR_DMMU1=0                                        Premise(F115)
	S140= CtrlIR_WB=0                                           Premise(F116)
	S141= CtrlA_MEM=0                                           Premise(F117)
	S142= CtrlA_WB=0                                            Premise(F118)
	S143= CtrlB_MEM=0                                           Premise(F119)
	S144= CtrlB_WB=0                                            Premise(F120)
	S145= CtrlALUOut_DMMU1=0                                    Premise(F121)
	S146= CtrlALUOut_WB=0                                       Premise(F122)
	S147= CtrlIR_DMMU2=0                                        Premise(F123)
	S148= CtrlALUOut_DMMU2=0                                    Premise(F124)

EX	S149= CP0.ASID=pid                                          CP0-Read-ASID(S111)
	S150= PC.CIA=addr                                           PC-Out(S117)
	S151= PC.CIA31_28=addr[31:28]                               PC-Out(S117)
	S152= PC.Out=addr+4                                         PC-Out(S118)
	S153= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S125)
	S154= IR_ID.Out31_26=13                                     IR-Out(S125)
	S155= IR_ID.Out25_21=rS                                     IR-Out(S125)
	S156= IR_ID.Out20_16=rT                                     IR-Out(S125)
	S157= IR_ID.Out15_0=UIMM                                    IR-Out(S125)
	S158= A_EX.Out=FU(a)                                        A_EX-Out(S132)
	S159= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S132)
	S160= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S132)
	S161= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S134)
	S162= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S134)
	S163= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S134)
	S164= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S136)
	S165= IR_EX.Out31_26=13                                     IR_EX-Out(S136)
	S166= IR_EX.Out25_21=rS                                     IR_EX-Out(S136)
	S167= IR_EX.Out20_16=rT                                     IR_EX-Out(S136)
	S168= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S136)
	S169= IR_EX.Out=>FU.IR_EX                                   Premise(F125)
	S170= FU.IR_EX={13,rS,rT,UIMM}                              Path(S164,S169)
	S171= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F126)
	S172= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F127)
	S173= IR_EX.Out31_26=>CU_EX.Op                              Premise(F128)
	S174= CU_EX.Op=13                                           Path(S165,S173)
	S175= CU_EX.Func=alu_add                                    CU_EX(S174)
	S176= A_EX.Out=>ALU.A                                       Premise(F129)
	S177= ALU.A=FU(a)                                           Path(S158,S176)
	S178= B_EX.Out=>ALU.B                                       Premise(F130)
	S179= ALU.B={16{0},UIMM}                                    Path(S161,S178)
	S180= ALU.Func=6'b000001                                    Premise(F131)
	S181= ALU.Out=FU(a)|{16{0},UIMM}                            ALU(S177,S179)
	S182= ALU.Out1_0={FU(a)|{16{0},UIMM}}[1:0]                  ALU(S177,S179)
	S183= ALU.CMP=Compare0(FU(a)|{16{0},UIMM})                  ALU(S177,S179)
	S184= ALU.OV=OverFlow(FU(a)|{16{0},UIMM})                   ALU(S177,S179)
	S185= ALU.CA=Carry(FU(a)|{16{0},UIMM})                      ALU(S177,S179)
	S186= ALU.Out=>ALUOut_MEM.In                                Premise(F132)
	S187= ALUOut_MEM.In=FU(a)|{16{0},UIMM}                      Path(S181,S186)
	S188= ALU.Out=>FU.InEX                                      Premise(F133)
	S189= FU.InEX=FU(a)|{16{0},UIMM}                            Path(S181,S188)
	S190= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F134)
	S191= FU.InEX_WReg=rT                                       Path(S167,S190)
	S192= IR_EX.Out=>IR_MEM.In                                  Premise(F135)
	S193= IR_MEM.In={13,rS,rT,UIMM}                             Path(S164,S192)
	S194= CtrlASIDIn=0                                          Premise(F136)
	S195= CtrlCP0=0                                             Premise(F137)
	S196= CP0[ASID]=pid                                         CP0-Hold(S111,S195)
	S197= CtrlEPCIn=0                                           Premise(F138)
	S198= CtrlExCodeIn=0                                        Premise(F139)
	S199= CtrlIMMU=0                                            Premise(F140)
	S200= CtrlPC=0                                              Premise(F141)
	S201= CtrlPCInc=0                                           Premise(F142)
	S202= PC[CIA]=addr                                          PC-Hold(S117,S201)
	S203= PC[Out]=addr+4                                        PC-Hold(S118,S200,S201)
	S204= CtrlIAddrReg=0                                        Premise(F143)
	S205= CtrlICache=0                                          Premise(F144)
	S206= ICache[addr]={13,rS,rT,UIMM}                          ICache-Hold(S121,S205)
	S207= CtrlIR_IMMU=0                                         Premise(F145)
	S208= CtrlICacheReg=0                                       Premise(F146)
	S209= CtrlIR_ID=0                                           Premise(F147)
	S210= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S125,S209)
	S211= CtrlIMem=0                                            Premise(F148)
	S212= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S127,S211)
	S213= CtrlIRMux=0                                           Premise(F149)
	S214= CtrlGPR=0                                             Premise(F150)
	S215= GPR[rS]=a                                             GPR-Hold(S130,S214)
	S216= CtrlA_EX=0                                            Premise(F151)
	S217= [A_EX]=FU(a)                                          A_EX-Hold(S132,S216)
	S218= CtrlB_EX=0                                            Premise(F152)
	S219= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S134,S218)
	S220= CtrlIR_EX=0                                           Premise(F153)
	S221= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S136,S220)
	S222= CtrlALUOut_MEM=1                                      Premise(F154)
	S223= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Write(S187,S222)
	S224= CtrlIR_MEM=1                                          Premise(F155)
	S225= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Write(S193,S224)
	S226= CtrlIR_DMMU1=0                                        Premise(F156)
	S227= CtrlIR_WB=0                                           Premise(F157)
	S228= CtrlA_MEM=0                                           Premise(F158)
	S229= CtrlA_WB=0                                            Premise(F159)
	S230= CtrlB_MEM=0                                           Premise(F160)
	S231= CtrlB_WB=0                                            Premise(F161)
	S232= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S233= CtrlALUOut_WB=0                                       Premise(F163)
	S234= CtrlIR_DMMU2=0                                        Premise(F164)
	S235= CtrlALUOut_DMMU2=0                                    Premise(F165)

MEM	S236= CP0.ASID=pid                                          CP0-Read-ASID(S196)
	S237= PC.CIA=addr                                           PC-Out(S202)
	S238= PC.CIA31_28=addr[31:28]                               PC-Out(S202)
	S239= PC.Out=addr+4                                         PC-Out(S203)
	S240= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S210)
	S241= IR_ID.Out31_26=13                                     IR-Out(S210)
	S242= IR_ID.Out25_21=rS                                     IR-Out(S210)
	S243= IR_ID.Out20_16=rT                                     IR-Out(S210)
	S244= IR_ID.Out15_0=UIMM                                    IR-Out(S210)
	S245= A_EX.Out=FU(a)                                        A_EX-Out(S217)
	S246= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S217)
	S247= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S217)
	S248= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S219)
	S249= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S219)
	S250= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S219)
	S251= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S221)
	S252= IR_EX.Out31_26=13                                     IR_EX-Out(S221)
	S253= IR_EX.Out25_21=rS                                     IR_EX-Out(S221)
	S254= IR_EX.Out20_16=rT                                     IR_EX-Out(S221)
	S255= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S221)
	S256= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S223)
	S257= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S223)
	S258= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S223)
	S259= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S225)
	S260= IR_MEM.Out31_26=13                                    IR_MEM-Out(S225)
	S261= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S225)
	S262= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S225)
	S263= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S225)
	S264= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S265= FU.IR_MEM={13,rS,rT,UIMM}                             Path(S259,S264)
	S266= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F167)
	S267= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F168)
	S268= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S269= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F170)
	S270= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F171)
	S271= CU_MEM.Op=13                                          Path(S260,S270)
	S272= CU_MEM.Func=alu_add                                   CU_MEM(S271)
	S273= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S274= IR_DMMU1.In={13,rS,rT,UIMM}                           Path(S259,S273)
	S275= IR_MEM.Out=>IR_WB.In                                  Premise(F173)
	S276= IR_WB.In={13,rS,rT,UIMM}                              Path(S259,S275)
	S277= A_MEM.Out=>A_WB.In                                    Premise(F174)
	S278= B_MEM.Out=>B_WB.In                                    Premise(F175)
	S279= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F176)
	S280= ALUOut_DMMU1.In=FU(a)|{16{0},UIMM}                    Path(S256,S279)
	S281= ALUOut_MEM.Out=>FU.InMEM                              Premise(F177)
	S282= FU.InMEM=FU(a)|{16{0},UIMM}                           Path(S256,S281)
	S283= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F178)
	S284= FU.InMEM_WReg=rT                                      Path(S262,S283)
	S285= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F179)
	S286= ALUOut_WB.In=FU(a)|{16{0},UIMM}                       Path(S256,S285)
	S287= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S288= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F181)
	S289= CtrlASIDIn=0                                          Premise(F182)
	S290= CtrlCP0=0                                             Premise(F183)
	S291= CP0[ASID]=pid                                         CP0-Hold(S196,S290)
	S292= CtrlEPCIn=0                                           Premise(F184)
	S293= CtrlExCodeIn=0                                        Premise(F185)
	S294= CtrlIMMU=0                                            Premise(F186)
	S295= CtrlPC=0                                              Premise(F187)
	S296= CtrlPCInc=0                                           Premise(F188)
	S297= PC[CIA]=addr                                          PC-Hold(S202,S296)
	S298= PC[Out]=addr+4                                        PC-Hold(S203,S295,S296)
	S299= CtrlIAddrReg=0                                        Premise(F189)
	S300= CtrlICache=0                                          Premise(F190)
	S301= ICache[addr]={13,rS,rT,UIMM}                          ICache-Hold(S206,S300)
	S302= CtrlIR_IMMU=0                                         Premise(F191)
	S303= CtrlICacheReg=0                                       Premise(F192)
	S304= CtrlIR_ID=0                                           Premise(F193)
	S305= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S210,S304)
	S306= CtrlIMem=0                                            Premise(F194)
	S307= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S212,S306)
	S308= CtrlIRMux=0                                           Premise(F195)
	S309= CtrlGPR=0                                             Premise(F196)
	S310= GPR[rS]=a                                             GPR-Hold(S215,S309)
	S311= CtrlA_EX=0                                            Premise(F197)
	S312= [A_EX]=FU(a)                                          A_EX-Hold(S217,S311)
	S313= CtrlB_EX=0                                            Premise(F198)
	S314= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S219,S313)
	S315= CtrlIR_EX=0                                           Premise(F199)
	S316= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S221,S315)
	S317= CtrlALUOut_MEM=0                                      Premise(F200)
	S318= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S223,S317)
	S319= CtrlIR_MEM=0                                          Premise(F201)
	S320= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S225,S319)
	S321= CtrlIR_DMMU1=1                                        Premise(F202)
	S322= [IR_DMMU1]={13,rS,rT,UIMM}                            IR_DMMU1-Write(S274,S321)
	S323= CtrlIR_WB=1                                           Premise(F203)
	S324= [IR_WB]={13,rS,rT,UIMM}                               IR_WB-Write(S276,S323)
	S325= CtrlA_MEM=0                                           Premise(F204)
	S326= CtrlA_WB=1                                            Premise(F205)
	S327= CtrlB_MEM=0                                           Premise(F206)
	S328= CtrlB_WB=1                                            Premise(F207)
	S329= CtrlALUOut_DMMU1=1                                    Premise(F208)
	S330= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                     ALUOut_DMMU1-Write(S280,S329)
	S331= CtrlALUOut_WB=1                                       Premise(F209)
	S332= [ALUOut_WB]=FU(a)|{16{0},UIMM}                        ALUOut_WB-Write(S286,S331)
	S333= CtrlIR_DMMU2=0                                        Premise(F210)
	S334= CtrlALUOut_DMMU2=0                                    Premise(F211)

WB	S335= CP0.ASID=pid                                          CP0-Read-ASID(S291)
	S336= PC.CIA=addr                                           PC-Out(S297)
	S337= PC.CIA31_28=addr[31:28]                               PC-Out(S297)
	S338= PC.Out=addr+4                                         PC-Out(S298)
	S339= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S305)
	S340= IR_ID.Out31_26=13                                     IR-Out(S305)
	S341= IR_ID.Out25_21=rS                                     IR-Out(S305)
	S342= IR_ID.Out20_16=rT                                     IR-Out(S305)
	S343= IR_ID.Out15_0=UIMM                                    IR-Out(S305)
	S344= A_EX.Out=FU(a)                                        A_EX-Out(S312)
	S345= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S312)
	S346= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S312)
	S347= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S314)
	S348= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S314)
	S349= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S314)
	S350= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S316)
	S351= IR_EX.Out31_26=13                                     IR_EX-Out(S316)
	S352= IR_EX.Out25_21=rS                                     IR_EX-Out(S316)
	S353= IR_EX.Out20_16=rT                                     IR_EX-Out(S316)
	S354= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S316)
	S355= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S318)
	S356= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S318)
	S357= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S318)
	S358= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S320)
	S359= IR_MEM.Out31_26=13                                    IR_MEM-Out(S320)
	S360= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S320)
	S361= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S320)
	S362= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S320)
	S363= IR_DMMU1.Out={13,rS,rT,UIMM}                          IR_DMMU1-Out(S322)
	S364= IR_DMMU1.Out31_26=13                                  IR_DMMU1-Out(S322)
	S365= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S322)
	S366= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S322)
	S367= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S322)
	S368= IR_WB.Out={13,rS,rT,UIMM}                             IR-Out(S324)
	S369= IR_WB.Out31_26=13                                     IR-Out(S324)
	S370= IR_WB.Out25_21=rS                                     IR-Out(S324)
	S371= IR_WB.Out20_16=rT                                     IR-Out(S324)
	S372= IR_WB.Out15_0=UIMM                                    IR-Out(S324)
	S373= ALUOut_DMMU1.Out=FU(a)|{16{0},UIMM}                   ALUOut_DMMU1-Out(S330)
	S374= ALUOut_DMMU1.Out1_0={FU(a)|{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S330)
	S375= ALUOut_DMMU1.Out4_0={FU(a)|{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S330)
	S376= ALUOut_WB.Out=FU(a)|{16{0},UIMM}                      ALUOut_WB-Out(S332)
	S377= ALUOut_WB.Out1_0={FU(a)|{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S332)
	S378= ALUOut_WB.Out4_0={FU(a)|{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S332)
	S379= IR_WB.Out=>FU.IR_WB                                   Premise(F291)
	S380= FU.IR_WB={13,rS,rT,UIMM}                              Path(S368,S379)
	S381= IR_WB.Out31_26=>CU_WB.Op                              Premise(F292)
	S382= CU_WB.Op=13                                           Path(S369,S381)
	S383= CU_WB.Func=alu_add                                    CU_WB(S382)
	S384= IR_WB.Out20_16=>GPR.WReg                              Premise(F293)
	S385= GPR.WReg=rT                                           Path(S371,S384)
	S386= ALUOut_WB.Out=>GPR.WData                              Premise(F294)
	S387= GPR.WData=FU(a)|{16{0},UIMM}                          Path(S376,S386)
	S388= ALUOut_WB.Out=>FU.InWB                                Premise(F295)
	S389= FU.InWB=FU(a)|{16{0},UIMM}                            Path(S376,S388)
	S390= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F296)
	S391= FU.InWB_WReg=rT                                       Path(S371,S390)
	S392= CtrlASIDIn=0                                          Premise(F297)
	S393= CtrlCP0=0                                             Premise(F298)
	S394= CP0[ASID]=pid                                         CP0-Hold(S291,S393)
	S395= CtrlEPCIn=0                                           Premise(F299)
	S396= CtrlExCodeIn=0                                        Premise(F300)
	S397= CtrlIMMU=0                                            Premise(F301)
	S398= CtrlPC=0                                              Premise(F302)
	S399= CtrlPCInc=0                                           Premise(F303)
	S400= PC[CIA]=addr                                          PC-Hold(S297,S399)
	S401= PC[Out]=addr+4                                        PC-Hold(S298,S398,S399)
	S402= CtrlIAddrReg=0                                        Premise(F304)
	S403= CtrlICache=0                                          Premise(F305)
	S404= ICache[addr]={13,rS,rT,UIMM}                          ICache-Hold(S301,S403)
	S405= CtrlIR_IMMU=0                                         Premise(F306)
	S406= CtrlICacheReg=0                                       Premise(F307)
	S407= CtrlIR_ID=0                                           Premise(F308)
	S408= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S305,S407)
	S409= CtrlIMem=0                                            Premise(F309)
	S410= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S307,S409)
	S411= CtrlIRMux=0                                           Premise(F310)
	S412= CtrlGPR=1                                             Premise(F311)
	S413= GPR[rT]=FU(a)|{16{0},UIMM}                            GPR-Write(S385,S387,S412)
	S414= CtrlA_EX=0                                            Premise(F312)
	S415= [A_EX]=FU(a)                                          A_EX-Hold(S312,S414)
	S416= CtrlB_EX=0                                            Premise(F313)
	S417= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S314,S416)
	S418= CtrlIR_EX=0                                           Premise(F314)
	S419= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S316,S418)
	S420= CtrlALUOut_MEM=0                                      Premise(F315)
	S421= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S318,S420)
	S422= CtrlIR_MEM=0                                          Premise(F316)
	S423= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S320,S422)
	S424= CtrlIR_DMMU1=0                                        Premise(F317)
	S425= [IR_DMMU1]={13,rS,rT,UIMM}                            IR_DMMU1-Hold(S322,S424)
	S426= CtrlIR_WB=0                                           Premise(F318)
	S427= [IR_WB]={13,rS,rT,UIMM}                               IR_WB-Hold(S324,S426)
	S428= CtrlA_MEM=0                                           Premise(F319)
	S429= CtrlA_WB=0                                            Premise(F320)
	S430= CtrlB_MEM=0                                           Premise(F321)
	S431= CtrlB_WB=0                                            Premise(F322)
	S432= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S433= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                     ALUOut_DMMU1-Hold(S330,S432)
	S434= CtrlALUOut_WB=0                                       Premise(F324)
	S435= [ALUOut_WB]=FU(a)|{16{0},UIMM}                        ALUOut_WB-Hold(S332,S434)
	S436= CtrlIR_DMMU2=0                                        Premise(F325)
	S437= CtrlALUOut_DMMU2=0                                    Premise(F326)

POST	S394= CP0[ASID]=pid                                         CP0-Hold(S291,S393)
	S400= PC[CIA]=addr                                          PC-Hold(S297,S399)
	S401= PC[Out]=addr+4                                        PC-Hold(S298,S398,S399)
	S404= ICache[addr]={13,rS,rT,UIMM}                          ICache-Hold(S301,S403)
	S408= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S305,S407)
	S410= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S307,S409)
	S413= GPR[rT]=FU(a)|{16{0},UIMM}                            GPR-Write(S385,S387,S412)
	S415= [A_EX]=FU(a)                                          A_EX-Hold(S312,S414)
	S417= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S314,S416)
	S419= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S316,S418)
	S421= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S318,S420)
	S423= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S320,S422)
	S425= [IR_DMMU1]={13,rS,rT,UIMM}                            IR_DMMU1-Hold(S322,S424)
	S427= [IR_WB]={13,rS,rT,UIMM}                               IR_WB-Hold(S324,S426)
	S433= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                     ALUOut_DMMU1-Hold(S330,S432)
	S435= [ALUOut_WB]=FU(a)|{16{0},UIMM}                        ALUOut_WB-Hold(S332,S434)

