// Work in progress: upload data in RAM

// SB_RAM40_4K #(
//     .INIT_0(256'h00000000000000000000000000000000000000000000_11111111111111111111),
//     .INIT_1(256'h00000000000000000000000000000000000000000000_11111111111111111111),
//     .INIT_2(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_3(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_4(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_5(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_6(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_7(256'h00000000000000000000000000000000000000000000_11111111111111111111),
//     .INIT_8(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_9(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_A(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_B(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_C(256'h00000000000000000000000000000000000000000000_22222222222222222222),
//     .INIT_D(256'h00000000000000000000000000000000000000000000_11111111111111111111),
//     .INIT_E(256'h00000000000000000000000000000000000000000000_11111111111111111111),
//     .WRITE_MODE(0),
//     .READ_MODE(0)
// ) map_inst (
//     .RDATA(bram_data_out),
//     .RADDR(bram_addr),
//     .RCLK(i_Clk),
//     .RCLKE(1'b1),
//     .RE(bram_re),
//     .WADDR(bram_addr),
//     .WCLK(i_Clk),
//     .WCLKE(1'b1),
//     .WE(bram_we)
// );
