
==========Process All 0 Starting==============
Nr. cycles: 2091
Regular:  All 0 -> 0 actions triggered

==========Process All 1 Starting==============
Nr. cycles: 2092
Regular:  All 1 -> 256 actions triggered

==========Process Alternate 1/0 Starting==============
Nr. cycles: 2092
Regular:  Alternate 1/0 -> 128 actions triggered

==========Process Alternate 0/1 Starting==============
Nr. cycles: 2092
Regular:  Alternate 0/1 -> 128 actions triggered

==========Process Half 1 then half 0 Starting==============
Nr. cycles: 2092
Regular:  Half 1 then half 0 -> 128 actions triggered

==========Process Half 0 then half 1 Starting==============
Nr. cycles: 2092
Regular:  Half 0 then half 1 -> 128 actions triggered

==========Process 25% 1, 75% 0 Starting==============
Nr. cycles: 2092
Regular:  25% 1, 75% 0 -> 68 actions triggered

==========Process 75% 1, 25% 0 Starting==============
Nr. cycles: 2092
Regular:  75% 1, 25% 0 -> 192 actions triggered

==========Process Random Starting==============
Nr. cycles: 1851
Regular:  Random -> 36 actions triggered
C version cycles: 18586
ASM version cycles: 0
#Errors: 0
== test: bit -> success, nr. of errors: 0, execution time: 1851
Perf CYCLES: 18553
Perf INSTR: 14053
Perf CINSTR: 9241
Perf LD_STALL: 0
Perf JR_STALL: 0
Perf IMISS: 1992
Perf LD: 82
Perf ST: 20
Perf JUMP: 11
Perf BRANCH: 2315
Perf BTAKEN: 1248
Perf LD EXT: 0
Perf ST EXT: 0
Perf LD EXT CYC: 0
Perf ST EXT CYC: 0
Perf TCDM CONT: 0
Perf CSR HAZARD: 0
==== SUMMARY: SUCCESS
