$comment
	File created using the following command:
		vcd file proc_uniciclo.msim.vcd -direction
$end
$date
	Wed Nov 11 23:03:50 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Controlador_vlg_vec_tst $end
$var reg 7 ! iInst [6:0] $end
$var wire 1 " oBranch $end
$var wire 1 # oEscMem $end
$var wire 1 $ oEscReg $end
$var wire 1 % oJump $end
$var wire 1 & oLeMem $end
$var wire 1 ' oMemPraReg $end
$var wire 1 ( oULAOp [3] $end
$var wire 1 ) oULAOp [2] $end
$var wire 1 * oULAOp [1] $end
$var wire 1 + oULAOp [0] $end
$var wire 1 , oULASrc $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 iInst[2]~input_o $end
$var wire 1 5 iInst[0]~input_o $end
$var wire 1 6 iInst[1]~input_o $end
$var wire 1 7 iInst[3]~input_o $end
$var wire 1 8 iInst[4]~input_o $end
$var wire 1 9 Decoder0~0_combout $end
$var wire 1 : iInst[5]~input_o $end
$var wire 1 ; iInst[6]~input_o $end
$var wire 1 < Decoder0~1_combout $end
$var wire 1 = Decoder0~2_combout $end
$var wire 1 > Decoder0~3_combout $end
$var wire 1 ? WideOr1~0_combout $end
$var wire 1 @ WideOr1~1_combout $end
$var wire 1 A WideOr2~0_combout $end
$var wire 1 B WideOr2~1_combout $end
$var wire 1 C oULAOp~0_combout $end
$var wire 1 D Decoder0~4_combout $end
$var wire 1 E oULAOp~3_combout $end
$var wire 1 F oULAOp~1_combout $end
$var wire 1 G oULAOp~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011 !
0"
0#
1$
0%
0&
0'
0+
1*
0)
0(
0,
0-
1.
x/
10
11
12
03
04
15
16
07
18
09
1:
0;
0<
0=
0>
1?
0@
1A
1B
0C
0D
0E
1F
1G
$end
#100000
b1110011 !
b1100011 !
b1101011 !
b1101111 !
14
17
08
1;
1C
1@
1,
1E
1D
1%
1+
#200000
b101111 !
b100111 !
b100011 !
04
07
0;
0F
0C
0A
19
0D
0%
1>
0B
0E
0G
0*
0+
0$
1#
#300000
b11 !
0:
1A
0>
1=
1&
1'
0#
1B
1$
#400000
b1000011 !
b1100011 !
1:
1;
1C
0A
0?
0=
1<
1"
0&
0'
0@
0B
1E
1+
0$
0,
#500000
b1100001 !
b1100101 !
b100101 !
b101 !
06
14
0:
0;
0C
09
1=
0<
0E
0+
0"
1&
1'
0=
0&
0'
#600000
b100 !
b110 !
05
16
#700000
b111 !
15
#800000
b1111 !
b1011 !
b1001 !
b1000 !
05
06
04
17
#900000
b1001 !
15
#1000000
