{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570411177021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570411177035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 19:19:36 2019 " "Processing started: Sun Oct 06 19:19:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570411177035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411177035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated " "Command: quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411177035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570411178239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570411178239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/print7seg3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/print7seg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 print7seg3 " "Found entity 1: print7seg3" {  } { { "../../Verilog/print7seg3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/print7seg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/print7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/print7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 print7seg " "Found entity 1: print7seg" {  } { { "../../Verilog/print7seg.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/print7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Verilog/full_adder.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194236 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "designblock3.v(36) " "Verilog HDL Event Control warning at designblock3.v(36): event expression contains \"\|\" or \"\|\|\"" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 36 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/designblock3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/designblock3.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock3 " "Found entity 1: designblock3" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194250 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final designblock2.v(10) " "Verilog HDL Declaration warning at designblock2.v(10): \"final\" is SystemVerilog-2005 keyword" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570411194259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/designblock2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/designblock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock2 " "Found entity 1: designblock2" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/integrated/verilog/designblock1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/integrated/verilog/designblock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock1 " "Found entity 1: designblock1" {  } { { "../../Verilog/designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411194274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411194274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integrated " "Elaborating entity \"integrated\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570411194340 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_LEDR integrated.v(22) " "Verilog HDL Always Construct warning at integrated.v(22): variable \"my_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194343 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX0 integrated.v(23) " "Verilog HDL Always Construct warning at integrated.v(23): variable \"my_HEX0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX1 integrated.v(24) " "Verilog HDL Always Construct warning at integrated.v(24): variable \"my_HEX1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX2 integrated.v(25) " "Verilog HDL Always Construct warning at integrated.v(25): variable \"my_HEX2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX3 integrated.v(26) " "Verilog HDL Always Construct warning at integrated.v(26): variable \"my_HEX3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX4 integrated.v(27) " "Verilog HDL Always Construct warning at integrated.v(27): variable \"my_HEX4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_HEX5 integrated.v(28) " "Verilog HDL Always Construct warning at integrated.v(28): variable \"my_HEX5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_LEDR integrated.v(32) " "Verilog HDL Always Construct warning at integrated.v(32): variable \"his_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX0 integrated.v(33) " "Verilog HDL Always Construct warning at integrated.v(33): variable \"his_HEX0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194348 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX1 integrated.v(34) " "Verilog HDL Always Construct warning at integrated.v(34): variable \"his_HEX1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX2 integrated.v(35) " "Verilog HDL Always Construct warning at integrated.v(35): variable \"his_HEX2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX3 integrated.v(36) " "Verilog HDL Always Construct warning at integrated.v(36): variable \"his_HEX3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX4 integrated.v(37) " "Verilog HDL Always Construct warning at integrated.v(37): variable \"his_HEX4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "his_HEX5 integrated.v(38) " "Verilog HDL Always Construct warning at integrated.v(38): variable \"his_HEX5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_LEDR integrated.v(41) " "Verilog HDL Always Construct warning at integrated.v(41): variable \"her_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX0 integrated.v(42) " "Verilog HDL Always Construct warning at integrated.v(42): variable \"her_HEX0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX1 integrated.v(43) " "Verilog HDL Always Construct warning at integrated.v(43): variable \"her_HEX1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX2 integrated.v(44) " "Verilog HDL Always Construct warning at integrated.v(44): variable \"her_HEX2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX3 integrated.v(45) " "Verilog HDL Always Construct warning at integrated.v(45): variable \"her_HEX3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX4 integrated.v(46) " "Verilog HDL Always Construct warning at integrated.v(46): variable \"her_HEX4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "her_HEX5 integrated.v(47) " "Verilog HDL Always Construct warning at integrated.v(47): variable \"her_HEX5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570411194349 "|integrated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "designblock1 designblock1:U0 " "Elaborating entity \"designblock1\" for hierarchy \"designblock1:U0\"" {  } { { "../../Verilog/integrated.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194358 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] designblock1.v(5) " "Output port \"LEDR\[9..8\]\" at designblock1.v(5) has no driver" {  } { { "../../Verilog/designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock1.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570411194360 "|integrated|designblock1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print7seg designblock1:U0\|print7seg:U0 " "Elaborating entity \"print7seg\" for hierarchy \"designblock1:U0\|print7seg:U0\"" {  } { { "../../Verilog/designblock1.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "designblock2 designblock2:U1 " "Elaborating entity \"designblock2\" for hierarchy \"designblock2:U1\"" {  } { { "../../Verilog/integrated.v" "U1" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(28) " "Verilog HDL assignment warning at designblock2.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194393 "|integrated|designblock2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(32) " "Verilog HDL assignment warning at designblock2.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194393 "|integrated|designblock2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(33) " "Verilog HDL assignment warning at designblock2.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194393 "|integrated|designblock2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock2.v(34) " "Verilog HDL assignment warning at designblock2.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194393 "|integrated|designblock2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder designblock2:U1\|full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"designblock2:U1\|full_adder:U0\"" {  } { { "../../Verilog/designblock2.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "designblock3 designblock3:U2 " "Elaborating entity \"designblock3\" for hierarchy \"designblock3:U2\"" {  } { { "../../Verilog/integrated.v" "U2" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(14) " "Verilog HDL assignment warning at designblock3.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194441 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock3.v(25) " "Verilog HDL assignment warning at designblock3.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194441 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock3.v(27) " "Verilog HDL assignment warning at designblock3.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194441 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(52) " "Verilog HDL assignment warning at designblock3.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(53) " "Verilog HDL assignment warning at designblock3.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(54) " "Verilog HDL assignment warning at designblock3.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(59) " "Verilog HDL assignment warning at designblock3.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(60) " "Verilog HDL assignment warning at designblock3.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(61) " "Verilog HDL assignment warning at designblock3.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(67) " "Verilog HDL assignment warning at designblock3.v(67): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(68) " "Verilog HDL assignment warning at designblock3.v(68): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(69) " "Verilog HDL assignment warning at designblock3.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..3\] designblock3.v(4) " "Output port \"LEDR\[7..3\]\" at designblock3.v(4) has no driver" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570411194442 "|integrated|designblock3:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print7seg3 designblock3:U2\|print7seg3:U0 " "Elaborating entity \"print7seg3\" for hierarchy \"designblock3:U2\|print7seg3:U0\"" {  } { { "../../Verilog/designblock3.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/designblock3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411194446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../../Verilog/integrated.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Integrated/Verilog/integrated.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570411195239 "|integrated|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570411195239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570411195344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570411196129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570411196129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570411196203 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570411196203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570411196203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570411196203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570411196234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 19:19:56 2019 " "Processing ended: Sun Oct 06 19:19:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570411196234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570411196234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570411196234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411196234 ""}
