;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CS
CS__0__DM__MASK EQU 0x7000
CS__0__DM__SHIFT EQU 12
CS__0__DR EQU CYREG_PRT0_DR
CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CS__0__HSIOM_MASK EQU 0x000F0000
CS__0__HSIOM_SHIFT EQU 16
CS__0__INTCFG EQU CYREG_PRT0_INTCFG
CS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CS__0__MASK EQU 0x10
CS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
CS__0__OUT_SEL_SHIFT EQU 8
CS__0__OUT_SEL_VAL EQU 2
CS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CS__0__PC EQU CYREG_PRT0_PC
CS__0__PC2 EQU CYREG_PRT0_PC2
CS__0__PORT EQU 0
CS__0__PS EQU CYREG_PRT0_PS
CS__0__SHIFT EQU 4
CS__DR EQU CYREG_PRT0_DR
CS__INTCFG EQU CYREG_PRT0_INTCFG
CS__INTSTAT EQU CYREG_PRT0_INTSTAT
CS__MASK EQU 0x10
CS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CS__PC EQU CYREG_PRT0_PC
CS__PC2 EQU CYREG_PRT0_PC2
CS__PORT EQU 0
CS__PS EQU CYREG_PRT0_PS
CS__SHIFT EQU 4

; D_C
D_C__0__DM__MASK EQU 0x38000
D_C__0__DM__SHIFT EQU 15
D_C__0__DR EQU CYREG_PRT0_DR
D_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D_C__0__HSIOM_MASK EQU 0x00F00000
D_C__0__HSIOM_SHIFT EQU 20
D_C__0__INTCFG EQU CYREG_PRT0_INTCFG
D_C__0__INTSTAT EQU CYREG_PRT0_INTSTAT
D_C__0__MASK EQU 0x20
D_C__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_C__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_C__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_C__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_C__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_C__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_C__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_C__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_C__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_C__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_C__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_C__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_C__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_C__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_C__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_C__0__PC EQU CYREG_PRT0_PC
D_C__0__PC2 EQU CYREG_PRT0_PC2
D_C__0__PORT EQU 0
D_C__0__PS EQU CYREG_PRT0_PS
D_C__0__SHIFT EQU 5
D_C__DR EQU CYREG_PRT0_DR
D_C__INTCFG EQU CYREG_PRT0_INTCFG
D_C__INTSTAT EQU CYREG_PRT0_INTSTAT
D_C__MASK EQU 0x20
D_C__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_C__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_C__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_C__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_C__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_C__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_C__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_C__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_C__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_C__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_C__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_C__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_C__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_C__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_C__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_C__PC EQU CYREG_PRT0_PC
D_C__PC2 EQU CYREG_PRT0_PC2
D_C__PORT EQU 0
D_C__PS EQU CYREG_PRT0_PS
D_C__SHIFT EQU 5

; LED
LED__0__DM__MASK EQU 0x1C0
LED__0__DM__SHIFT EQU 6
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x00000F00
LED__0__HSIOM_SHIFT EQU 8
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x04
LED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED__0__OUT_SEL_SHIFT EQU 4
LED__0__OUT_SEL_VAL EQU 3
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 2
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x04
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 2

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; SCK
SCK__0__DM__MASK EQU 0xE00000
SCK__0__DM__SHIFT EQU 21
SCK__0__DR EQU CYREG_PRT0_DR
SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCK__0__HSIOM_MASK EQU 0xF0000000
SCK__0__HSIOM_SHIFT EQU 28
SCK__0__INTCFG EQU CYREG_PRT0_INTCFG
SCK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCK__0__MASK EQU 0x80
SCK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCK__0__OUT_SEL_SHIFT EQU 14
SCK__0__OUT_SEL_VAL EQU 1
SCK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCK__0__PC EQU CYREG_PRT0_PC
SCK__0__PC2 EQU CYREG_PRT0_PC2
SCK__0__PORT EQU 0
SCK__0__PS EQU CYREG_PRT0_PS
SCK__0__SHIFT EQU 7
SCK__DR EQU CYREG_PRT0_DR
SCK__INTCFG EQU CYREG_PRT0_INTCFG
SCK__INTSTAT EQU CYREG_PRT0_INTSTAT
SCK__MASK EQU 0x80
SCK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCK__PC EQU CYREG_PRT0_PC
SCK__PC2 EQU CYREG_PRT0_PC2
SCK__PORT EQU 0
SCK__PS EQU CYREG_PRT0_PS
SCK__SHIFT EQU 7

; SDA
SDA__0__DM__MASK EQU 0xE00000
SDA__0__DM__SHIFT EQU 21
SDA__0__DR EQU CYREG_PRT3_DR
SDA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SDA__0__HSIOM_MASK EQU 0xF0000000
SDA__0__HSIOM_SHIFT EQU 28
SDA__0__INTCFG EQU CYREG_PRT3_INTCFG
SDA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SDA__0__MASK EQU 0x80
SDA__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SDA__0__OUT_SEL_SHIFT EQU 14
SDA__0__OUT_SEL_VAL EQU 3
SDA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDA__0__PC EQU CYREG_PRT3_PC
SDA__0__PC2 EQU CYREG_PRT3_PC2
SDA__0__PORT EQU 3
SDA__0__PS EQU CYREG_PRT3_PS
SDA__0__SHIFT EQU 7
SDA__DR EQU CYREG_PRT3_DR
SDA__INTCFG EQU CYREG_PRT3_INTCFG
SDA__INTSTAT EQU CYREG_PRT3_INTSTAT
SDA__MASK EQU 0x80
SDA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDA__PC EQU CYREG_PRT3_PC
SDA__PC2 EQU CYREG_PRT3_PC2
SDA__PORT EQU 3
SDA__PS EQU CYREG_PRT3_PS
SDA__SHIFT EQU 7

; rst
rst__0__DM__MASK EQU 0x07
rst__0__DM__SHIFT EQU 0
rst__0__DR EQU CYREG_PRT0_DR
rst__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
rst__0__HSIOM_MASK EQU 0x0000000F
rst__0__HSIOM_SHIFT EQU 0
rst__0__INTCFG EQU CYREG_PRT0_INTCFG
rst__0__INTSTAT EQU CYREG_PRT0_INTSTAT
rst__0__MASK EQU 0x01
rst__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
rst__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
rst__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
rst__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
rst__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
rst__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
rst__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
rst__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
rst__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
rst__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
rst__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
rst__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
rst__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
rst__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
rst__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
rst__0__PC EQU CYREG_PRT0_PC
rst__0__PC2 EQU CYREG_PRT0_PC2
rst__0__PORT EQU 0
rst__0__PS EQU CYREG_PRT0_PS
rst__0__SHIFT EQU 0
rst__DR EQU CYREG_PRT0_DR
rst__INTCFG EQU CYREG_PRT0_INTCFG
rst__INTSTAT EQU CYREG_PRT0_INTSTAT
rst__MASK EQU 0x01
rst__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
rst__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
rst__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
rst__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
rst__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
rst__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
rst__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
rst__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
rst__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
rst__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
rst__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
rst__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
rst__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
rst__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
rst__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
rst__PC EQU CYREG_PRT0_PC
rst__PC2 EQU CYREG_PRT0_PC2
rst__PORT EQU 0
rst__PS EQU CYREG_PRT0_PS
rst__SHIFT EQU 0

; SPIM
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
SPIM_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIM_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_IntClock__MASK EQU 0x80000000
SPIM_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_RxInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 3
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPIM_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIM_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIM_TxInternalInterrupt__INTC_MASK EQU 0x04
SPIM_TxInternalInterrupt__INTC_NUMBER EQU 2
SPIM_TxInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
SPIM_TxInternalInterrupt__INTC_PRIOR_NUM EQU 3
SPIM_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SPIM_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIM_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ring
ring__0__DM__MASK EQU 0x38
ring__0__DM__SHIFT EQU 3
ring__0__DR EQU CYREG_PRT1_DR
ring__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ring__0__HSIOM_MASK EQU 0x000000F0
ring__0__HSIOM_SHIFT EQU 4
ring__0__INTCFG EQU CYREG_PRT1_INTCFG
ring__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ring__0__MASK EQU 0x02
ring__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ring__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ring__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ring__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ring__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ring__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ring__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ring__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ring__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ring__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ring__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ring__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ring__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ring__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ring__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ring__0__PC EQU CYREG_PRT1_PC
ring__0__PC2 EQU CYREG_PRT1_PC2
ring__0__PORT EQU 1
ring__0__PS EQU CYREG_PRT1_PS
ring__0__SHIFT EQU 1
ring__DR EQU CYREG_PRT1_DR
ring__INTCFG EQU CYREG_PRT1_INTCFG
ring__INTSTAT EQU CYREG_PRT1_INTSTAT
ring__MASK EQU 0x02
ring__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ring__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ring__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ring__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ring__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ring__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ring__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ring__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ring__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ring__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ring__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ring__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ring__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ring__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ring__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ring__PC EQU CYREG_PRT1_PC
ring__PC2 EQU CYREG_PRT1_PC2
ring__PORT EQU 1
ring__PS EQU CYREG_PRT1_PS
ring__SHIFT EQU 1

; UART_1
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_GPIO EQU 0
UART_1_tx__0__HSIOM_I2C EQU 14
UART_1_tx__0__HSIOM_I2C_SDA EQU 14
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__HSIOM_SPI EQU 15
UART_1_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_tx__0__HSIOM_UART EQU 9
UART_1_tx__0__HSIOM_UART_TX EQU 9
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

; SW_Tx_UART_1
SW_Tx_UART_1_tx__0__DM__MASK EQU 0x38
SW_Tx_UART_1_tx__0__DM__SHIFT EQU 3
SW_Tx_UART_1_tx__0__DR EQU CYREG_PRT0_DR
SW_Tx_UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_Tx_UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
SW_Tx_UART_1_tx__0__HSIOM_SHIFT EQU 4
SW_Tx_UART_1_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
SW_Tx_UART_1_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW_Tx_UART_1_tx__0__MASK EQU 0x02
SW_Tx_UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_Tx_UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_Tx_UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_Tx_UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_Tx_UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_Tx_UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_Tx_UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_Tx_UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_Tx_UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_Tx_UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_Tx_UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_Tx_UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_Tx_UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_Tx_UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_Tx_UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_Tx_UART_1_tx__0__PC EQU CYREG_PRT0_PC
SW_Tx_UART_1_tx__0__PC2 EQU CYREG_PRT0_PC2
SW_Tx_UART_1_tx__0__PORT EQU 0
SW_Tx_UART_1_tx__0__PS EQU CYREG_PRT0_PS
SW_Tx_UART_1_tx__0__SHIFT EQU 1
SW_Tx_UART_1_tx__DR EQU CYREG_PRT0_DR
SW_Tx_UART_1_tx__INTCFG EQU CYREG_PRT0_INTCFG
SW_Tx_UART_1_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
SW_Tx_UART_1_tx__MASK EQU 0x02
SW_Tx_UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_Tx_UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_Tx_UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_Tx_UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_Tx_UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_Tx_UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_Tx_UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_Tx_UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_Tx_UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_Tx_UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_Tx_UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_Tx_UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_Tx_UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_Tx_UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_Tx_UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_Tx_UART_1_tx__PC EQU CYREG_PRT0_PC
SW_Tx_UART_1_tx__PC2 EQU CYREG_PRT0_PC2
SW_Tx_UART_1_tx__PORT EQU 0
SW_Tx_UART_1_tx__PS EQU CYREG_PRT0_PS
SW_Tx_UART_1_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
