verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/30ef" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_rhd_spi_master_0_0/sim/cable_delay_tester_rhd_spi_master_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_zynq_ultra_ps_e_0_0/sim/cable_delay_tester_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/sim/cable_delay_tester_ila_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_0_0/sim/cable_delay_tester_xlconstant_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_1_0/sim/cable_delay_tester_xlconstant_1_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_2_0/sim/cable_delay_tester_xlconstant_2_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_3_0/sim/cable_delay_tester_xlconstant_3_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_rhs_spi_master_0_0/sim/cable_delay_tester_rhs_spi_master_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_4_0/sim/cable_delay_tester_xlconstant_4_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_5_0/sim/cable_delay_tester_xlconstant_5_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/sim/cable_delay_tester_ila_0_1.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/sim/cable_delay_tester_jtag_axi_0_0.v" \
"../../../bd/cable_delay_tester/ip/cable_delay_tester_seeg_top_0_0/sim/cable_delay_tester_seeg_top_0_0.v" \
"../../../bd/cable_delay_tester/sim/cable_delay_tester.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
