# system info SISTEMA on 2020.01.17.11:58:24
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1579280262
#
#
# Files generated for SISTEMA on 2020.01.17.11:58:24
files:
filepath,kind,attributes,module,is_top
simulation/SISTEMA.v,VERILOG,,SISTEMA,true
simulation/submodules/SISTEMA_JTAG_UART.v,VERILOG,,SISTEMA_JTAG_UART,false
simulation/submodules/altera_up_avalon_adv_adc.v,VERILOG,,SISTEMA_LDR,false
simulation/submodules/SISTEMA_LDR.v,VERILOG,,SISTEMA_LDR,false
simulation/submodules/SISTEMA_PLL.vo,VERILOG,,SISTEMA_PLL,false
simulation/submodules/SISTEMA_Procesador1.v,VERILOG,,SISTEMA_Procesador1,false
simulation/submodules/SISTEMA_Procesador2.v,VERILOG,,SISTEMA_Procesador2,false
simulation/submodules/SISTEMA_SDRAM.v,VERILOG,,SISTEMA_SDRAM,false
simulation/submodules/SISTEMA_SDRAM_test_component.v,VERILOG,,SISTEMA_SDRAM,false
simulation/submodules/SISTEMA_SRAM1.hex,HEX,,SISTEMA_SRAM1,false
simulation/submodules/SISTEMA_SRAM1.v,VERILOG,,SISTEMA_SRAM1,false
simulation/submodules/SISTEMA_SRAM2.hex,HEX,,SISTEMA_SRAM2,false
simulation/submodules/SISTEMA_SRAM2.v,VERILOG,,SISTEMA_SRAM2,false
simulation/submodules/SISTEMA_TIMER.v,VERILOG,,SISTEMA_TIMER,false
simulation/submodules/SISTEMA_mm_interconnect_0.v,VERILOG,,SISTEMA_mm_interconnect_0,false
simulation/submodules/SISTEMA_irq_mapper.sv,SYSTEM_VERILOG,,SISTEMA_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/SISTEMA_Procesador1_cpu.sdc,SDC,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu.v,VERILOG,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_debug_slave_sysclk.v,VERILOG,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_debug_slave_tck.v,VERILOG,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_debug_slave_wrapper.v,VERILOG,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_nios2_waves.do,OTHER,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_ociram_default_contents.dat,DAT,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_ociram_default_contents.hex,HEX,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_ociram_default_contents.mif,MIF,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_a.dat,DAT,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_a.hex,HEX,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_a.mif,MIF,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_b.dat,DAT,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_b.hex,HEX,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_rf_ram_b.mif,MIF,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador1_cpu_test_bench.v,VERILOG,,SISTEMA_Procesador1_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu.sdc,SDC,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu.v,VERILOG,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_debug_slave_sysclk.v,VERILOG,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_debug_slave_tck.v,VERILOG,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_debug_slave_wrapper.v,VERILOG,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_nios2_waves.do,OTHER,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_ociram_default_contents.dat,DAT,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_ociram_default_contents.hex,HEX,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_ociram_default_contents.mif,MIF,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_a.dat,DAT,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_a.hex,HEX,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_a.mif,MIF,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_b.dat,DAT,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_b.hex,HEX,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_rf_ram_b.mif,MIF,,SISTEMA_Procesador2_cpu,false
simulation/submodules/SISTEMA_Procesador2_cpu_test_bench.v,VERILOG,,SISTEMA_Procesador2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/SISTEMA_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_001,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_002,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_003,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_004,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_005,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_006,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_008,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_009,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_010,false
simulation/submodules/SISTEMA_mm_interconnect_0_router_011.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_router_011,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/SISTEMA_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_demux,false
simulation/submodules/SISTEMA_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/SISTEMA_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/SISTEMA_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_mux,false
simulation/submodules/SISTEMA_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/SISTEMA_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_demux,false
simulation/submodules/SISTEMA_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux,false
simulation/submodules/SISTEMA_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/SISTEMA_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter_004.v,VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter_004,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter_005.v,VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0,false
simulation/submodules/SISTEMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,SISTEMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SISTEMA.JTAG_UART,SISTEMA_JTAG_UART
SISTEMA.LDR,SISTEMA_LDR
SISTEMA.PLL,SISTEMA_PLL
SISTEMA.Procesador1,SISTEMA_Procesador1
SISTEMA.Procesador1.cpu,SISTEMA_Procesador1_cpu
SISTEMA.Procesador2,SISTEMA_Procesador2
SISTEMA.Procesador2.cpu,SISTEMA_Procesador2_cpu
SISTEMA.SDRAM,SISTEMA_SDRAM
SISTEMA.SRAM1,SISTEMA_SRAM1
SISTEMA.SRAM2,SISTEMA_SRAM2
SISTEMA.TIMER,SISTEMA_TIMER
SISTEMA.mm_interconnect_0,SISTEMA_mm_interconnect_0
SISTEMA.mm_interconnect_0.Procesador1_data_master_translator,altera_merlin_master_translator
SISTEMA.mm_interconnect_0.Procesador1_instruction_master_translator,altera_merlin_master_translator
SISTEMA.mm_interconnect_0.Procesador2_data_master_translator,altera_merlin_master_translator
SISTEMA.mm_interconnect_0.Procesador2_instruction_master_translator,altera_merlin_master_translator
SISTEMA.mm_interconnect_0.LDR_adc_slave_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.Procesador1_debug_mem_slave_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.SRAM1_s1_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.Procesador2_debug_mem_slave_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.SRAM2_s1_translator,altera_merlin_slave_translator
SISTEMA.mm_interconnect_0.Procesador1_data_master_agent,altera_merlin_master_agent
SISTEMA.mm_interconnect_0.Procesador1_instruction_master_agent,altera_merlin_master_agent
SISTEMA.mm_interconnect_0.Procesador2_data_master_agent,altera_merlin_master_agent
SISTEMA.mm_interconnect_0.Procesador2_instruction_master_agent,altera_merlin_master_agent
SISTEMA.mm_interconnect_0.LDR_adc_slave_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.Procesador1_debug_mem_slave_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.SRAM1_s1_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.Procesador2_debug_mem_slave_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.SRAM2_s1_agent,altera_merlin_slave_agent
SISTEMA.mm_interconnect_0.LDR_adc_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.Procesador1_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.SRAM1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.Procesador2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.SRAM2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SISTEMA.mm_interconnect_0.router,SISTEMA_mm_interconnect_0_router
SISTEMA.mm_interconnect_0.router_001,SISTEMA_mm_interconnect_0_router_001
SISTEMA.mm_interconnect_0.router_002,SISTEMA_mm_interconnect_0_router_002
SISTEMA.mm_interconnect_0.router_003,SISTEMA_mm_interconnect_0_router_003
SISTEMA.mm_interconnect_0.router_004,SISTEMA_mm_interconnect_0_router_004
SISTEMA.mm_interconnect_0.router_005,SISTEMA_mm_interconnect_0_router_005
SISTEMA.mm_interconnect_0.router_007,SISTEMA_mm_interconnect_0_router_005
SISTEMA.mm_interconnect_0.router_006,SISTEMA_mm_interconnect_0_router_006
SISTEMA.mm_interconnect_0.router_008,SISTEMA_mm_interconnect_0_router_008
SISTEMA.mm_interconnect_0.router_009,SISTEMA_mm_interconnect_0_router_009
SISTEMA.mm_interconnect_0.router_010,SISTEMA_mm_interconnect_0_router_010
SISTEMA.mm_interconnect_0.router_011,SISTEMA_mm_interconnect_0_router_011
SISTEMA.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
SISTEMA.mm_interconnect_0.cmd_demux,SISTEMA_mm_interconnect_0_cmd_demux
SISTEMA.mm_interconnect_0.cmd_demux_001,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.cmd_demux_003,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_001,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_002,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_003,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_004,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_005,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_006,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.rsp_demux_007,SISTEMA_mm_interconnect_0_cmd_demux_001
SISTEMA.mm_interconnect_0.cmd_demux_002,SISTEMA_mm_interconnect_0_cmd_demux_002
SISTEMA.mm_interconnect_0.cmd_mux,SISTEMA_mm_interconnect_0_cmd_mux
SISTEMA.mm_interconnect_0.cmd_mux_001,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_002,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_003,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_004,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_005,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_006,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.cmd_mux_007,SISTEMA_mm_interconnect_0_cmd_mux_001
SISTEMA.mm_interconnect_0.rsp_demux,SISTEMA_mm_interconnect_0_rsp_demux
SISTEMA.mm_interconnect_0.rsp_mux,SISTEMA_mm_interconnect_0_rsp_mux
SISTEMA.mm_interconnect_0.rsp_mux_001,SISTEMA_mm_interconnect_0_rsp_mux_001
SISTEMA.mm_interconnect_0.rsp_mux_003,SISTEMA_mm_interconnect_0_rsp_mux_001
SISTEMA.mm_interconnect_0.rsp_mux_002,SISTEMA_mm_interconnect_0_rsp_mux_002
SISTEMA.mm_interconnect_0.SRAM1_s1_cmd_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.SRAM2_s1_cmd_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.SDRAM_s1_rsp_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.SRAM1_s1_rsp_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.SRAM2_s1_rsp_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter,SISTEMA_mm_interconnect_0_avalon_st_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_001,SISTEMA_mm_interconnect_0_avalon_st_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_002,SISTEMA_mm_interconnect_0_avalon_st_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_003,SISTEMA_mm_interconnect_0_avalon_st_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_006,SISTEMA_mm_interconnect_0_avalon_st_adapter
SISTEMA.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_004,SISTEMA_mm_interconnect_0_avalon_st_adapter_004
SISTEMA.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_005,SISTEMA_mm_interconnect_0_avalon_st_adapter_005
SISTEMA.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
SISTEMA.mm_interconnect_0.avalon_st_adapter_007,SISTEMA_mm_interconnect_0_avalon_st_adapter_005
SISTEMA.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,SISTEMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
SISTEMA.irq_mapper,SISTEMA_irq_mapper
SISTEMA.irq_mapper_001,SISTEMA_irq_mapper
SISTEMA.rst_controller,altera_reset_controller
SISTEMA.rst_controller_001,altera_reset_controller
