// Seed: 3683584687
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_4 = -1;
  wire id_5;
  assign id_2 = id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_3 = 32'd90
) (
    input uwire id_0,
    input uwire _id_1,
    output wire id_2
    , id_19,
    output wor _id_3,
    input wand id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    input tri id_13,
    output tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    output wand id_17
);
  logic [1 : id_3] id_20;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  wire id_21[1 : id_1];
  ;
  assign id_20[-1] = id_19;
endmodule
