set_global_assignment -name FAMILY "$00"
set_global_assignment -name DEVICE $01
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "$02:$03:$04  $05 $06, $07"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

set_location_assignment PIN_$08 -to i_rst
set_location_assignment PIN_$09 -to i_start
set_location_assignment PIN_$10 -to CLOCK_50
set_location_assignment PIN_$11 -to o_ready

set_global_assignment -name SYSTEMVERILOG_FILE ../common/async_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/auto_bitslip.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/gray_counter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/receiver.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/rxtx_bridge_lvds.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/scheduler.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/state_machine.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../common/transmitter.sv
set_global_assignment -name VERILOG_FILE ../common/lvds_receiver.v
set_global_assignment -name VERILOG_FILE ../common/lvds_transmitter.v
