{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 10:58:55 2023 " "Info: Processing started: Sun Dec 24 10:58:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off small_computer -c small_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst\|t\[0\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3 38.32 MHz 26.098 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.32 MHz between source register \"ir:inst\|t\[0\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3\" (period= 26.098 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.793 ns + Longest register memory " "Info: + Longest register to memory delay is 12.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|t\[0\] 1 REG LCFF_X24_Y7_N17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 12; REG Node = 'ir:inst\|t\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|t[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.366 ns) 1.499 ns reg_group:inst10\|Mux12~0 2 COMB LCCOMB_X26_Y7_N12 1 " "Info: 2: + IC(1.133 ns) + CELL(0.366 ns) = 1.499 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'reg_group:inst10\|Mux12~0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.206 ns) 3.125 ns reg_group:inst10\|Mux12~1 3 COMB LCCOMB_X21_Y7_N30 5 " "Info: 3: + IC(1.420 ns) + CELL(0.206 ns) = 3.125 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 5; COMB Node = 'reg_group:inst10\|Mux12~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.206 ns) 4.411 ns au:inst11\|Add0~5 4 COMB LCCOMB_X25_Y7_N2 2 " "Info: 4: + IC(1.080 ns) + CELL(0.206 ns) = 4.411 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'au:inst11\|Add0~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { reg_group:inst10|Mux12~1 au:inst11|Add0~5 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.646 ns) 6.494 ns au:inst11\|Add0~17 5 COMB LCCOMB_X21_Y9_N8 1 " "Info: 5: + IC(1.437 ns) + CELL(0.646 ns) = 6.494 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'au:inst11\|Add0~17'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { au:inst11|Add0~5 au:inst11|Add0~17 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.206 ns) 8.125 ns au:inst11\|t\[3\]~42 6 COMB LCCOMB_X17_Y8_N22 1 " "Info: 6: + IC(1.425 ns) + CELL(0.206 ns) = 8.125 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'au:inst11\|t\[3\]~42'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { au:inst11|Add0~17 au:inst11|t[3]~42 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.206 ns) 9.756 ns inst3\[3\]~14 7 COMB LCCOMB_X21_Y7_N18 3 " "Info: 7: + IC(1.425 ns) + CELL(0.206 ns) = 9.756 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'inst3\[3\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { au:inst11|t[3]~42 inst3[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.206 ns) 11.038 ns inst3\[3\]~27 8 COMB LCCOMB_X24_Y7_N8 2 " "Info: 8: + IC(1.076 ns) + CELL(0.206 ns) = 11.038 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 2; COMB Node = 'inst3\[3\]~27'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst3[3]~14 inst3[3]~27 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.128 ns) 12.793 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3 9 MEM M4K_X23_Y6 1 " "Info: 9: + IC(1.627 ns) + CELL(0.128 ns) = 12.793 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { inst3[3]~27 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/altera/90sp1/quartus/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 16.96 % ) " "Info: Total cell delay = 2.170 ns ( 16.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.623 ns ( 83.04 % ) " "Info: Total interconnect delay = 10.623 ns ( 83.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 au:inst11|Add0~5 au:inst11|Add0~17 au:inst11|t[3]~42 inst3[3]~14 inst3[3]~27 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { ir:inst|t[0] {} reg_group:inst10|Mux12~0 {} reg_group:inst10|Mux12~1 {} au:inst11|Add0~5 {} au:inst11|Add0~17 {} au:inst11|t[3]~42 {} inst3[3]~14 {} inst3[3]~27 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.133ns 1.420ns 1.080ns 1.437ns 1.425ns 1.425ns 1.076ns 1.627ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.646ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.094 ns - Smallest " "Info: - Smallest clock skew is 0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.845 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.834 ns) 2.845 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.758 ns) + CELL(0.834 ns) = 2.845 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/altera/90sp1/quartus/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.33 % ) " "Info: Total cell delay = 1.944 ns ( 68.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.901 ns ( 31.67 % ) " "Info: Total interconnect delay = 0.901 ns ( 31.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.758ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.751 ns ir:inst\|t\[0\] 3 REG LCFF_X24_Y7_N17 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 12; REG Node = 'ir:inst\|t\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[0] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.758ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[0] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/altera/90sp1/quartus/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "D:/altera/90sp1/quartus/small_computer/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 au:inst11|Add0~5 au:inst11|Add0~17 au:inst11|t[3]~42 inst3[3]~14 inst3[3]~27 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { ir:inst|t[0] {} reg_group:inst10|Mux12~0 {} reg_group:inst10|Mux12~1 {} au:inst11|Add0~5 {} au:inst11|Add0~17 {} au:inst11|t[3]~42 {} inst3[3]~14 {} inst3[3]~27 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 1.133ns 1.420ns 1.080ns 1.437ns 1.425ns 1.425ns 1.076ns 1.627ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.646ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.758ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[0] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst10\|r1\[1\] input1\[1\] clk 11.237 ns register " "Info: tsu for register \"reg_group:inst10\|r1\[1\]\" (data pin = \"input1\[1\]\", clock pin = \"clk\") is 11.237 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.028 ns + Longest pin register " "Info: + Longest pin to register delay is 14.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input1\[1\] 1 PIN PIN_63 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 1; PIN Node = 'input1\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[1] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 736 648 816 752 "input1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.179 ns) + CELL(0.651 ns) 7.774 ns inst3\[1\]~17 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(6.179 ns) + CELL(0.651 ns) = 7.774 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'inst3\[1\]~17'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { input1[1] inst3[1]~17 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.624 ns) 10.237 ns inst3\[1\]~18 3 COMB LCCOMB_X24_Y7_N26 3 " "Info: 3: + IC(1.839 ns) + CELL(0.624 ns) = 10.237 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 3; COMB Node = 'inst3\[1\]~18'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { inst3[1]~17 inst3[1]~18 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.366 ns) 11.750 ns mux2_1:inst2\|y\[1\]~14 4 COMB LCCOMB_X25_Y6_N24 4 " "Info: 4: + IC(1.147 ns) + CELL(0.366 ns) = 11.750 ns; Loc. = LCCOMB_X25_Y6_N24; Fanout = 4; COMB Node = 'mux2_1:inst2\|y\[1\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { inst3[1]~18 mux2_1:inst2|y[1]~14 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "D:/altera/90sp1/quartus/mux2_1/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.460 ns) 14.028 ns reg_group:inst10\|r1\[1\] 5 REG LCFF_X25_Y7_N23 2 " "Info: 5: + IC(1.818 ns) + CELL(0.460 ns) = 14.028 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 2; REG Node = 'reg_group:inst10\|r1\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { mux2_1:inst2|y[1]~14 reg_group:inst10|r1[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 21.71 % ) " "Info: Total cell delay = 3.045 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.983 ns ( 78.29 % ) " "Info: Total interconnect delay = 10.983 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.028 ns" { input1[1] inst3[1]~17 inst3[1]~18 mux2_1:inst2|y[1]~14 reg_group:inst10|r1[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.028 ns" { input1[1] {} input1[1]~combout {} inst3[1]~17 {} inst3[1]~18 {} mux2_1:inst2|y[1]~14 {} reg_group:inst10|r1[1] {} } { 0.000ns 0.000ns 6.179ns 1.839ns 1.147ns 1.818ns } { 0.000ns 0.944ns 0.651ns 0.624ns 0.366ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.751 ns reg_group:inst10\|r1\[1\] 3 REG LCFF_X25_Y7_N23 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 2; REG Node = 'reg_group:inst10\|r1\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst10|r1[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl reg_group:inst10|r1[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst10|r1[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.028 ns" { input1[1] inst3[1]~17 inst3[1]~18 mux2_1:inst2|y[1]~14 reg_group:inst10|r1[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.028 ns" { input1[1] {} input1[1]~combout {} inst3[1]~17 {} inst3[1]~18 {} mux2_1:inst2|y[1]~14 {} reg_group:inst10|r1[1] {} } { 0.000ns 0.000ns 6.179ns 1.839ns 1.147ns 1.818ns } { 0.000ns 0.944ns 0.651ns 0.624ns 0.366ns 0.460ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl reg_group:inst10|r1[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst10|r1[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output1\[3\] ir:inst\|t\[0\] 17.954 ns register " "Info: tco from clock \"clk\" to destination pin \"output1\[3\]\" through register \"ir:inst\|t\[0\]\" is 17.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.751 ns ir:inst\|t\[0\] 3 REG LCFF_X24_Y7_N17 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 12; REG Node = 'ir:inst\|t\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[0] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.899 ns + Longest register pin " "Info: + Longest register to pin delay is 14.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst\|t\[0\] 1 REG LCFF_X24_Y7_N17 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N17; Fanout = 12; REG Node = 'ir:inst\|t\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst|t[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.366 ns) 1.499 ns reg_group:inst10\|Mux12~0 2 COMB LCCOMB_X26_Y7_N12 1 " "Info: 2: + IC(1.133 ns) + CELL(0.366 ns) = 1.499 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'reg_group:inst10\|Mux12~0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.206 ns) 3.125 ns reg_group:inst10\|Mux12~1 3 COMB LCCOMB_X21_Y7_N30 5 " "Info: 3: + IC(1.420 ns) + CELL(0.206 ns) = 3.125 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 5; COMB Node = 'reg_group:inst10\|Mux12~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/altera/90sp1/quartus/reg_group/reg_group.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.206 ns) 4.411 ns au:inst11\|Add0~5 4 COMB LCCOMB_X25_Y7_N2 2 " "Info: 4: + IC(1.080 ns) + CELL(0.206 ns) = 4.411 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'au:inst11\|Add0~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { reg_group:inst10|Mux12~1 au:inst11|Add0~5 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.646 ns) 6.494 ns au:inst11\|Add0~17 5 COMB LCCOMB_X21_Y9_N8 1 " "Info: 5: + IC(1.437 ns) + CELL(0.646 ns) = 6.494 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'au:inst11\|Add0~17'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { au:inst11|Add0~5 au:inst11|Add0~17 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.206 ns) 8.125 ns au:inst11\|t\[3\]~42 6 COMB LCCOMB_X17_Y8_N22 1 " "Info: 6: + IC(1.425 ns) + CELL(0.206 ns) = 8.125 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'au:inst11\|t\[3\]~42'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { au:inst11|Add0~17 au:inst11|t[3]~42 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/altera/90sp1/quartus/au/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.206 ns) 9.756 ns inst3\[3\]~14 7 COMB LCCOMB_X21_Y7_N18 3 " "Info: 7: + IC(1.425 ns) + CELL(0.206 ns) = 9.756 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 3; COMB Node = 'inst3\[3\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { au:inst11|t[3]~42 inst3[3]~14 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(3.056 ns) 14.899 ns output1\[3\] 8 PIN PIN_94 0 " "Info: 8: + IC(2.087 ns) + CELL(3.056 ns) = 14.899 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'output1\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.143 ns" { inst3[3]~14 output1[3] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 736 1304 1480 752 "output1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.892 ns ( 32.83 % ) " "Info: Total cell delay = 4.892 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.007 ns ( 67.17 % ) " "Info: Total interconnect delay = 10.007 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.899 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 au:inst11|Add0~5 au:inst11|Add0~17 au:inst11|t[3]~42 inst3[3]~14 output1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.899 ns" { ir:inst|t[0] {} reg_group:inst10|Mux12~0 {} reg_group:inst10|Mux12~1 {} au:inst11|Add0~5 {} au:inst11|Add0~17 {} au:inst11|t[3]~42 {} inst3[3]~14 {} output1[3] {} } { 0.000ns 1.133ns 1.420ns 1.080ns 1.437ns 1.425ns 1.425ns 2.087ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.646ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[0] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.899 ns" { ir:inst|t[0] reg_group:inst10|Mux12~0 reg_group:inst10|Mux12~1 au:inst11|Add0~5 au:inst11|Add0~17 au:inst11|t[3]~42 inst3[3]~14 output1[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.899 ns" { ir:inst|t[0] {} reg_group:inst10|Mux12~0 {} reg_group:inst10|Mux12~1 {} au:inst11|Add0~5 {} au:inst11|Add0~17 {} au:inst11|t[3]~42 {} inst3[3]~14 {} output1[3] {} } { 0.000ns 1.133ns 1.420ns 1.080ns 1.437ns 1.425ns 1.425ns 2.087ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.646ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input1\[5\] output1\[5\] 14.893 ns Longest " "Info: Longest tpd from source pin \"input1\[5\]\" to destination pin \"output1\[5\]\" is 14.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input1\[5\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'input1\[5\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[5] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 736 648 816 752 "input1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.891 ns) + CELL(0.624 ns) 8.459 ns inst3\[5\]~9 2 COMB LCCOMB_X17_Y8_N16 1 " "Info: 2: + IC(6.891 ns) + CELL(0.624 ns) = 8.459 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'inst3\[5\]~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { input1[5] inst3[5]~9 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.589 ns) 9.740 ns inst3\[5\]~10 3 COMB LCCOMB_X17_Y8_N30 3 " "Info: 3: + IC(0.692 ns) + CELL(0.589 ns) = 9.740 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 3; COMB Node = 'inst3\[5\]~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3[5]~9 inst3[5]~10 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(3.046 ns) 14.893 ns output1\[5\] 4 PIN PIN_97 0 " "Info: 4: + IC(2.107 ns) + CELL(3.046 ns) = 14.893 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'output1\[5\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { inst3[5]~10 output1[5] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 736 1304 1480 752 "output1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.203 ns ( 34.94 % ) " "Info: Total cell delay = 5.203 ns ( 34.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.690 ns ( 65.06 % ) " "Info: Total interconnect delay = 9.690 ns ( 65.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.893 ns" { input1[5] inst3[5]~9 inst3[5]~10 output1[5] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.893 ns" { input1[5] {} input1[5]~combout {} inst3[5]~9 {} inst3[5]~10 {} output1[5] {} } { 0.000ns 0.000ns 6.891ns 0.692ns 2.107ns } { 0.000ns 0.944ns 0.624ns 0.589ns 3.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|t\[2\] input1\[2\] clk -7.142 ns register " "Info: th for register \"ir:inst\|t\[2\]\" (data pin = \"input1\[2\]\", clock pin = \"clk\") is -7.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 320 640 808 336 "clk" "" } { 320 1088 1144 336 "clk" "" } { 328 808 832 340 "clk" "" } { 160 288 360 172 "clk" "" } { 584 448 504 596 "clk" "" } { 216 1136 1168 228 "clk" "" } { 576 1056 1096 592 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.751 ns ir:inst\|t\[2\] 3 REG LCFF_X24_Y7_N31 16 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y7_N31; Fanout = 16; REG Node = 'ir:inst\|t\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl ir:inst|t[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.199 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input1\[2\] 1 PIN PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'input1\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[2] } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 736 648 816 752 "input1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.213 ns) + CELL(0.319 ns) 7.476 ns inst3\[2\]~15 2 COMB LCCOMB_X21_Y6_N0 1 " "Info: 2: + IC(6.213 ns) + CELL(0.319 ns) = 7.476 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 1; COMB Node = 'inst3\[2\]~15'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { input1[2] inst3[2]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.589 ns) 9.508 ns inst3\[2\]~16 3 COMB LCCOMB_X24_Y7_N22 3 " "Info: 3: + IC(1.443 ns) + CELL(0.589 ns) = 9.508 ns; Loc. = LCCOMB_X24_Y7_N22; Fanout = 3; COMB Node = 'inst3\[2\]~16'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { inst3[2]~15 inst3[2]~16 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 10.091 ns inst3\[2\]~28 4 COMB LCCOMB_X24_Y7_N30 2 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 10.091 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 2; COMB Node = 'inst3\[2\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { inst3[2]~16 inst3[2]~28 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/altera/90sp1/quartus/small_computer/small_computer.bdf" { { 728 848 896 760 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.199 ns ir:inst\|t\[2\] 5 REG LCFF_X24_Y7_N31 16 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.199 ns; Loc. = LCFF_X24_Y7_N31; Fanout = 16; REG Node = 'ir:inst\|t\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3[2]~28 ir:inst|t[2] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "D:/altera/90sp1/quartus/ir/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 21.24 % ) " "Info: Total cell delay = 2.166 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.033 ns ( 78.76 % ) " "Info: Total interconnect delay = 8.033 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { input1[2] inst3[2]~15 inst3[2]~16 inst3[2]~28 ir:inst|t[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { input1[2] {} input1[2]~combout {} inst3[2]~15 {} inst3[2]~16 {} inst3[2]~28 {} ir:inst|t[2] {} } { 0.000ns 0.000ns 6.213ns 1.443ns 0.377ns 0.000ns } { 0.000ns 0.944ns 0.319ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl ir:inst|t[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst|t[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { input1[2] inst3[2]~15 inst3[2]~16 inst3[2]~28 ir:inst|t[2] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { input1[2] {} input1[2]~combout {} inst3[2]~15 {} inst3[2]~16 {} inst3[2]~28 {} ir:inst|t[2] {} } { 0.000ns 0.000ns 6.213ns 1.443ns 0.377ns 0.000ns } { 0.000ns 0.944ns 0.319ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 10:58:55 2023 " "Info: Processing ended: Sun Dec 24 10:58:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
