Loading plugins phase: Elapsed time ==> 0s.323ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -d CY8C5868AXI-LP035 -s D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_3's accuracy range '24 MHz' is not within the specified tolerance range '42 MHz +/- 5%, (39.9 MHz - 44.1 MHz)'.).
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cydwr (Clock_3)
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_3)

ADD: sdb.M0061: information: Info from component: VDAC8_1. System VDDA voltage is set less than the voltage range of
        VDAC, the actual range of the VDAC will be 0V to VDDA.
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC8_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.697ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.057ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  cfp_reader.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
======================================================================

======================================================================
Compiling:  cfp_reader.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
======================================================================

======================================================================
Compiling:  cfp_reader.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 03 17:53:01 2017


======================================================================
Compiling:  cfp_reader.v
Program  :   vpp
Options  :    -yv2 -q10 cfp_reader.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 03 17:53:01 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bMDIO_Interface_v1_20\bMDIO_Interface_v1_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'cfp_reader.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bMDIO_Interface_v1_20\bMDIO_Interface_v1_20.v (line 1047, col 66):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  cfp_reader.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 03 17:53:02 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bMDIO_Interface_v1_20\bMDIO_Interface_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  cfp_reader.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 -verilog cfp_reader.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 03 17:53:02 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\MDIO_host_my_v\MDIO_host_my_v.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bMDIO_Interface_v1_20\bMDIO_Interface_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_enable\
	\PWM_1:PWMUDB:control_7\
	\PWM_1:PWMUDB:control_6\
	\PWM_1:PWMUDB:control_5\
	\PWM_1:PWMUDB:control_4\
	\PWM_1:PWMUDB:control_3\
	\PWM_1:PWMUDB:control_2\
	\PWM_1:PWMUDB:control_1\
	\PWM_1:PWMUDB:control_0\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1842
	Net_1843
	\PWM_1:PWMUDB:cmp2\
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1844
	Net_1841
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_enable\
	\PWM_2:PWMUDB:control_7\
	\PWM_2:PWMUDB:control_6\
	\PWM_2:PWMUDB:control_5\
	\PWM_2:PWMUDB:control_4\
	\PWM_2:PWMUDB:control_3\
	\PWM_2:PWMUDB:control_2\
	\PWM_2:PWMUDB:control_1\
	\PWM_2:PWMUDB:control_0\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_1868
	Net_1869
	\PWM_2:PWMUDB:cmp2\
	\PWM_2:PWMUDB:MODULE_3:b_31\
	\PWM_2:PWMUDB:MODULE_3:b_30\
	\PWM_2:PWMUDB:MODULE_3:b_29\
	\PWM_2:PWMUDB:MODULE_3:b_28\
	\PWM_2:PWMUDB:MODULE_3:b_27\
	\PWM_2:PWMUDB:MODULE_3:b_26\
	\PWM_2:PWMUDB:MODULE_3:b_25\
	\PWM_2:PWMUDB:MODULE_3:b_24\
	\PWM_2:PWMUDB:MODULE_3:b_23\
	\PWM_2:PWMUDB:MODULE_3:b_22\
	\PWM_2:PWMUDB:MODULE_3:b_21\
	\PWM_2:PWMUDB:MODULE_3:b_20\
	\PWM_2:PWMUDB:MODULE_3:b_19\
	\PWM_2:PWMUDB:MODULE_3:b_18\
	\PWM_2:PWMUDB:MODULE_3:b_17\
	\PWM_2:PWMUDB:MODULE_3:b_16\
	\PWM_2:PWMUDB:MODULE_3:b_15\
	\PWM_2:PWMUDB:MODULE_3:b_14\
	\PWM_2:PWMUDB:MODULE_3:b_13\
	\PWM_2:PWMUDB:MODULE_3:b_12\
	\PWM_2:PWMUDB:MODULE_3:b_11\
	\PWM_2:PWMUDB:MODULE_3:b_10\
	\PWM_2:PWMUDB:MODULE_3:b_9\
	\PWM_2:PWMUDB:MODULE_3:b_8\
	\PWM_2:PWMUDB:MODULE_3:b_7\
	\PWM_2:PWMUDB:MODULE_3:b_6\
	\PWM_2:PWMUDB:MODULE_3:b_5\
	\PWM_2:PWMUDB:MODULE_3:b_4\
	\PWM_2:PWMUDB:MODULE_3:b_3\
	\PWM_2:PWMUDB:MODULE_3:b_2\
	\PWM_2:PWMUDB:MODULE_3:b_1\
	\PWM_2:PWMUDB:MODULE_3:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1870
	Net_1867
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	Net_1961_4
	Net_1961_3
	Net_1961_2
	Net_1961_1
	\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:b_2\
	\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:b_1\
	\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:b_0\
	\MDIO_Interface:phyaddr_4\
	\MDIO_Interface:phyaddr_3\
	\MDIO_Interface:phyaddr_2\
	\MDIO_Interface:phyaddr_1\
	\MDIO_Interface:phyaddr_0\
	Net_1959

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 317 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__VRef_1V2_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing Net_758 to tmpOE__VRef_1V2_net_0
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__VRef_1V2_net_0
Aliasing Net_1866 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__VRef_1V2_net_0
Aliasing Net_1957 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__MDIO_M_net_0 to tmpOE__VRef_1V2_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__MDC_M_net_0 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__VRef_1V2_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__VRef_1V2_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__VRef_1V2_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:hwEnable\ to \PWM_1:PWMUDB:hwEnable\
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__VRef_1V2_net_0
Aliasing \MDIO_host_2:status_val_7\ to zero
Aliasing \MDIO_host_2:status_val_6\ to zero
Aliasing \MDIO_host_2:status_val_5\ to zero
Aliasing \MDIO_host_2:status_val_4\ to zero
Aliasing \MDIO_host_2:ld_count\ to \MDIO_host_2:status_val_1\
Aliasing tmpOE__Debug_MDIO_1_net_0 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__Debug_MDIO_net_0 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__VRef_1V2_net_0
Aliasing Net_1955 to zero
Aliasing Net_1956_5 to tmpOE__VRef_1V2_net_0
Aliasing Net_1956_4 to tmpOE__VRef_1V2_net_0
Aliasing Net_1956_3 to tmpOE__VRef_1V2_net_0
Aliasing Net_1956_2 to tmpOE__VRef_1V2_net_0
Aliasing Net_1956_1 to tmpOE__VRef_1V2_net_0
Aliasing Net_1956_0 to tmpOE__VRef_1V2_net_0
Aliasing \MDIO_Interface:en_6\ to zero
Aliasing \MDIO_Interface:en_7\ to zero
Aliasing \MDIO_Interface:bMDIO:Advanced:FwAlu:cs_addr_2\ to zero
Aliasing \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__VRef_1V2_net_0
Aliasing \MDIO_Interface:Net_837\ to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__MDC_S_net_0 to tmpOE__VRef_1V2_net_0
Aliasing tmpOE__MDIO_S_net_0 to tmpOE__VRef_1V2_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__VRef_1V2_net_0
Aliasing \MDIO_Interface:bMDIO:start_detect\\D\ to \MDIO_Interface:bMDIO:en_count\
Removing Lhs of wire one[7] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[34] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[35] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_758[36] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[40] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[42] = zero[2]
Removing Lhs of wire Net_1866[43] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[44] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[45] = \PWM_1:PWMUDB:runmode_enable\[41]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[49] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[50] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[51] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[52] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[55] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[59] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[277]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[61] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[278]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[62] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[63] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[64] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[65] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[67] = \PWM_1:PWMUDB:tc_i\[47]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[68] = \PWM_1:PWMUDB:runmode_enable\[41]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[69] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[103] = \PWM_1:PWMUDB:cmp1_less\[73]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[108] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[110] = zero[2]
Removing Rhs of wire \PWM_1:Net_96\[113] = \PWM_1:PWMUDB:pwm_i_reg\[105]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_temp\[116] = \PWM_1:PWMUDB:cmp1\[117]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[159] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[160] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[161] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[162] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[163] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[164] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[165] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[166] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[167] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[168] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[169] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[170] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[171] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[172] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[173] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[174] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[175] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[176] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[177] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[178] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[179] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[180] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[181] = \PWM_1:PWMUDB:MODIN2_1\[182]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[182] = \PWM_1:PWMUDB:dith_count_1\[58]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[183] = \PWM_1:PWMUDB:MODIN2_0\[184]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[184] = \PWM_1:PWMUDB:dith_count_0\[60]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[316] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[317] = tmpOE__VRef_1V2_net_0[1]
Removing Rhs of wire Net_1881[318] = \PWM_1:Net_96\[113]
Removing Lhs of wire Net_1957[325] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__MDIO_M_net_0[327] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \VDAC8_1:Net_83\[334] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[335] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[336] = zero[2]
Removing Lhs of wire tmpOE__MDC_M_net_0[344] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__LED_2_net_0[361] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[368] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[381] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[388] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[440] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[441] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[442] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[443] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[444] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[445] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[446] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[485] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[486] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[490] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[492] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[493] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[494] = \PWM_2:PWMUDB:runmode_enable\[491]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[498] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[499] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[500] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[501] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[504] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[508] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[726]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[510] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[727]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[511] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[512] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[513] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[514] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[516] = \PWM_2:PWMUDB:tc_i\[496]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[517] = \PWM_2:PWMUDB:runmode_enable\[491]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[518] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[552] = \PWM_2:PWMUDB:cmp1_less\[522]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[557] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[559] = zero[2]
Removing Rhs of wire \PWM_2:Net_96\[562] = \PWM_2:PWMUDB:pwm_i_reg\[554]
Removing Rhs of wire \PWM_2:PWMUDB:pwm_temp\[565] = \PWM_2:PWMUDB:cmp1\[566]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[608] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[609] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[610] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[611] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[612] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[613] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[614] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[615] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[616] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[617] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[618] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[619] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[620] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[621] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[622] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[623] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[624] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[625] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[626] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[627] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[628] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[629] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[630] = \PWM_2:PWMUDB:MODIN3_1\[631]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_1\[631] = \PWM_2:PWMUDB:dith_count_1\[507]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[632] = \PWM_2:PWMUDB:MODIN3_0\[633]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN3_0\[633] = \PWM_2:PWMUDB:dith_count_0\[509]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[765] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[766] = tmpOE__VRef_1V2_net_0[1]
Removing Rhs of wire Net_1882[767] = \PWM_2:Net_96\[562]
Removing Rhs of wire \MDIO_host_2:status_val_0\[776] = \MDIO_host_2:f0_bus_stat\[777]
Removing Rhs of wire \MDIO_host_2:status_val_3\[790] = \MDIO_host_2:f1_bus_stat\[791]
Removing Lhs of wire \MDIO_host_2:status_val_7\[792] = zero[2]
Removing Lhs of wire \MDIO_host_2:status_val_6\[793] = zero[2]
Removing Lhs of wire \MDIO_host_2:status_val_5\[794] = zero[2]
Removing Lhs of wire \MDIO_host_2:status_val_4\[795] = zero[2]
Removing Lhs of wire \MDIO_host_2:mdio_rw\[806] = \MDIO_host_2:control_0\[805]
Removing Lhs of wire \MDIO_host_2:ld_count\[808] = \MDIO_host_2:status_val_1\[778]
Removing Rhs of wire Net_2054[811] = \MDIO_host_2:tc\[810]
Removing Lhs of wire tmpOE__Debug_MDIO_1_net_0[898] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__Debug_MDIO_net_0[904] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[910] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1955[929] = zero[2]
Removing Lhs of wire Net_1956_5[930] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1956_4[931] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1956_3[932] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1956_2[933] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1956_1[934] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire Net_1956_0[935] = tmpOE__VRef_1V2_net_0[1]
Removing Rhs of wire \MDIO_Interface:Net_461\[942] = \MDIO_Interface:Net_332\[1428]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_fin\[947] = \MDIO_Interface:bMDIO:mdio_sync\[946]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdc_fin\[948] = \MDIO_Interface:bMDIO:mdc_sync\[944]
Removing Lhs of wire \MDIO_Interface:bMDIO:en_count\[973] = \MDIO_Interface:bMDIO:rising_mdc\[960]
Removing Rhs of wire \MDIO_Interface:rd_dma\[1024] = \MDIO_Interface:bMDIO:busy\[961]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_cs_addr_2\[1030] = \MDIO_Interface:bMDIO:fp_state_2\[1017]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_cs_addr_1\[1031] = \MDIO_Interface:bMDIO:fp_state_1\[1018]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_cs_addr_0\[1032] = \MDIO_Interface:bMDIO:fp_state_0\[1029]
Removing Rhs of wire \MDIO_Interface:rs_dma0\[1033] = \MDIO_Interface:bMDIO:ac_f0_not_full_0\[1034]
Removing Rhs of wire \MDIO_Interface:rs_dma1\[1035] = \MDIO_Interface:bMDIO:ac_f1_not_full_0\[1036]
Removing Rhs of wire \MDIO_Interface:bMDIO:rs_load\[1050] = \MDIO_Interface:bMDIO:rs_state_3\[1051]
Removing Lhs of wire \MDIO_Interface:en_0\[1063] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_1\[1064] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_2\[1065] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_3\[1066] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_4\[1067] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_5\[1068] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:en_6\[1069] = zero[2]
Removing Lhs of wire \MDIO_Interface:en_7\[1070] = zero[2]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:add_vv_vv_MODGEN_1_2\[1071] = \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_2\[1339]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:add_vv_vv_MODGEN_1_1\[1072] = \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_1\[1340]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:add_vv_vv_MODGEN_1_0\[1073] = \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_0\[1341]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:FwAlu:cs_addr_2\[1249] = zero[2]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:a_2\[1330] = \MDIO_Interface:bMDIO:Advanced:MODIN1_2\[1331]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODIN1_2\[1331] = \MDIO_Interface:bMDIO:rs_count_2\[1044]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:a_1\[1332] = \MDIO_Interface:bMDIO:Advanced:MODIN1_1\[1333]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODIN1_1\[1333] = \MDIO_Interface:bMDIO:rs_count_1\[1045]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:a_0\[1334] = \MDIO_Interface:bMDIO:Advanced:MODIN1_0\[1335]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODIN1_0\[1335] = \MDIO_Interface:bMDIO:rs_count_0\[1046]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1344] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1345] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:tmpOE__bufoe_1_net_0\[1426] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:Net_837\[1429] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__MDC_S_net_0[1452] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire tmpOE__MDIO_S_net_0[1456] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1459] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1460] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1461] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1464] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1467] = \PWM_1:PWMUDB:pwm_i\[106]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1468] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1469] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1473] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1474] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1475] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1478] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1481] = \PWM_2:PWMUDB:pwm_i\[555]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1482] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1483] = zero[2]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_reg\\D\[1495] = \MDIO_Interface:Net_461\[942]
Removing Lhs of wire \MDIO_Interface:bMDIO:start_detect\\D\[1497] = \MDIO_Interface:bMDIO:rising_mdc\[960]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdc_dly\\D\[1499] = \MDIO_Interface:bMDIO:mdc_sync\[944]
Removing Lhs of wire \MDIO_Interface:bMDIO:addr_match_dly\\D\[1504] = \MDIO_Interface:bMDIO:addr_match\[977]
Removing Lhs of wire \MDIO_Interface:bMDIO:rs_update\\D\[1529] = \MDIO_Interface:bMDIO:rs_wait\[1052]
Removing Lhs of wire \MDIO_Interface:bMDIO:fw_req_dly\\D\[1549] = \MDIO_Interface:bMDIO:fw_req\[1092]

------------------------------------------------------
Aliased 0 equations, 202 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__VRef_1V2_net_0' (cost = 0):
tmpOE__VRef_1V2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:pwm_temp\' (cost = 0):
\PWM_1:PWMUDB:pwm_temp\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_789' (cost = 2):
Net_789 <= ((not Net_1882 and Net_1881)
	OR (not Net_1881 and Net_1882));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:pwm_temp\' (cost = 0):
\PWM_2:PWMUDB:pwm_temp\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:rising_mdc\' (cost = 90):
\MDIO_Interface:bMDIO:rising_mdc\ <= ((not \MDIO_Interface:bMDIO:mdc_dly\ and \MDIO_Interface:bMDIO:mdc_sync\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:start_analysis\' (cost = 9):
\MDIO_Interface:bMDIO:start_analysis\ <= (\MDIO_Interface:bMDIO:op_pos_read\
	OR \MDIO_Interface:bMDIO:op_address\);

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:rs_tc\' (cost = 9):
\MDIO_Interface:bMDIO:rs_tc\ <= ((not \MDIO_Interface:bMDIO:rs_count_1\ and \MDIO_Interface:bMDIO:rs_count_2\ and \MDIO_Interface:bMDIO:rs_count_0\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:rs_wait\' (cost = 1):
\MDIO_Interface:bMDIO:rs_wait\ <= ((not \MDIO_Interface:bMDIO:rs_state_0\ and \MDIO_Interface:bMDIO:rs_state_2\ and \MDIO_Interface:bMDIO:rs_state_1\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:rs_addr_ready\' (cost = 1):
\MDIO_Interface:bMDIO:rs_addr_ready\ <= ((not \MDIO_Interface:bMDIO:ac_f0_empty_0\ and not \MDIO_Interface:bMDIO:ac_f1_empty_0\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MDIO_Interface:bMDIO:rs_count_0\);

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_0\' (cost = 0):
\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_0\ <= (not \MDIO_Interface:bMDIO:rs_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 3):
\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MDIO_Interface:bMDIO:rs_count_1\ and \MDIO_Interface:bMDIO:rs_count_0\));

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_1\' (cost = 6):
\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_1\ <= ((not \MDIO_Interface:bMDIO:rs_count_0\ and \MDIO_Interface:bMDIO:rs_count_1\)
	OR (not \MDIO_Interface:bMDIO:rs_count_1\ and \MDIO_Interface:bMDIO:rs_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_2\' (cost = 9):
\MDIO_Interface:bMDIO:Advanced:MODULE_1:g2:a0:s_2\ <= ((not \MDIO_Interface:bMDIO:rs_count_1\ and \MDIO_Interface:bMDIO:rs_count_2\)
	OR (not \MDIO_Interface:bMDIO:rs_count_0\ and \MDIO_Interface:bMDIO:rs_count_2\)
	OR (not \MDIO_Interface:bMDIO:rs_count_2\ and \MDIO_Interface:bMDIO:rs_count_1\ and \MDIO_Interface:bMDIO:rs_count_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\D\ to tmpOE__VRef_1V2_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\D\ to tmpOE__VRef_1V2_net_0
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[71] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[287] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[297] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[307] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[520] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[736] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[746] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[756] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1462] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1476] = tmpOE__VRef_1V2_net_0[1]
Removing Lhs of wire \MDIO_Interface:bMDIO:mdio_enable\\D\[1496] = \MDIO_Interface:bMDIO:ctrl_0\[957]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -dcpsoc3 cfp_reader.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.659ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 03 February 2017 17:53:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -d CY8C5868AXI-LP035 cfp_reader.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1121
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_2056
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_548
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \MDIO_host_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \MDIO_Interface:bMDIO:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \MDIO_Interface:bMDIO:genblk1:MdcClkEn\: with output requested to be asynchronous
        ClockIn: MDC_S(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MDC_S(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_2:PWMUDB:runmode_enable\, Duplicate of \PWM_1:PWMUDB:runmode_enable\ 
    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VRef_1V2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VRef_1V2(0)__PA ,
            analog_term => Vref ,
            pad => VRef_1V2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDIO_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDIO_M(0)__PA ,
            input => Net_2086 ,
            fb => Net_2071 ,
            annotation => Net_954 ,
            pad => MDIO_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDC_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDC_M(0)__PA ,
            input => Net_2069 ,
            annotation => Net_2089 ,
            pad => MDC_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            input => Net_785 ,
            annotation => Net_605 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            input => Net_789 ,
            annotation => Net_511 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = Debug_MDIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_MDIO_1(0)__PA ,
            input => Net_1924 ,
            pad => Debug_MDIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug_MDIO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_MDIO(0)__PA ,
            input => Net_2054 ,
            pad => Debug_MDIO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            annotation => Net_1927 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDC_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDC_S(0)__PA ,
            fb => Net_2033 ,
            annotation => Net_954 ,
            pad => MDC_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDIO_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilitites: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDIO_S(0)__PA ,
            fb => \MDIO_Interface:Net_461\ ,
            input => \MDIO_Interface:mdio_o\ ,
            annotation => Net_2089 ,
            pad => MDIO_S(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_785, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * !Net_1882
            + Net_1881 * Net_1882
        );
        Output = Net_785 (fanout=1)

    MacroCell: Name=Net_789, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * Net_1882
            + Net_1881 * !Net_1882
        );
        Output = Net_789 (fanout=1)

    MacroCell: Name=\MDIO_host_2:status_val_1\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:status_val_1\ (fanout=2)

    MacroCell: Name=\MDIO_host_2:status_val_2\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              \MDIO_host_2:counter_3\ * \MDIO_host_2:counter_2\ * 
              \MDIO_host_2:counter_1\ * \MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:status_val_2\ (fanout=1)

    MacroCell: Name=\MDIO_host_2:en_count\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:en_count\ (fanout=1)

    MacroCell: Name=Net_1924, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
        );
        Output = Net_1924 (fanout=2)

    MacroCell: Name=\MDIO_Interface:bMDIO:rising_mdc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\
        );
        Output = \MDIO_Interface:bMDIO:rising_mdc\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:ld_count\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:rd_dma\
        );
        Output = \MDIO_Interface:bMDIO:ld_count\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_1881, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1881 (fanout=2)

    MacroCell: Name=Net_2086, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:so\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:so\
        );
        Output = Net_2086 (fanout=1)

    MacroCell: Name=Net_2069, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = Net_2069 (fanout=4)

    MacroCell: Name=\MDIO_host_2:cfg_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:cfg_1\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:counter_6\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\ * 
              !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:f0_blk_stat\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:cfg_1\
        );
        Output = \MDIO_host_2:cfg_1_split\ (fanout=1)

    MacroCell: Name=Net_1882, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1882 (fanout=2)

    MacroCell: Name=\MDIO_host_2:State_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * Net_2054
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:control_0\ * Net_2054
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:State_2\ (fanout=14)

    MacroCell: Name=\MDIO_host_2:State_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * !Net_2054
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * Net_2054
        );
        Output = \MDIO_host_2:State_1\ (fanout=14)

    MacroCell: Name=\MDIO_host_2:State_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\ * Net_2054
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * Net_2054
            + \MDIO_host_2:State_1\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:f0_blk_stat\
        );
        Output = \MDIO_host_2:State_0\ (fanout=14)

    MacroCell: Name=\MDIO_host_2:cfg_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_2\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:f0_blk_stat\ * \MDIO_host_2:cfg_2\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\ * 
              \MDIO_host_2:cfg_2\
        );
        Output = \MDIO_host_2:cfg_2\ (fanout=3)

    MacroCell: Name=\MDIO_host_2:cfg_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\
            + !\MDIO_host_2:State_1\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:cfg_1_split\
        );
        Output = \MDIO_host_2:cfg_1\ (fanout=3)

    MacroCell: Name=\MDIO_host_2:cfg_0\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:cfg_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\ * 
              \MDIO_host_2:cfg_0\
        );
        Output = \MDIO_host_2:cfg_0\ (fanout=3)

    MacroCell: Name=\MDIO_host_2:f1_load\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f1_load\
        );
        Output = \MDIO_host_2:f1_load\ (fanout=3)

    MacroCell: Name=Net_1950, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ctrl_1\ * 
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:reg_cfg_1\ * \MDIO_Interface:wr_nrq\
        );
        Output = Net_1950 (fanout=1)

    MacroCell: Name=Net_1951, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
        );
        Output = Net_1951 (fanout=1)

    MacroCell: Name=Net_1952, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:opcode_1\ * \MDIO_Interface:wr_nrq\
        );
        Output = Net_1952 (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:mdio_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2033)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:Net_461\
        );
        Output = \MDIO_Interface:bMDIO:mdio_reg\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:mdio_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ctrl_0\
        );
        Output = \MDIO_Interface:bMDIO:mdio_enable\ (fanout=9)

    MacroCell: Name=\MDIO_Interface:bMDIO:start_detect\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\
        );
        Output = \MDIO_Interface:bMDIO:start_detect\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:rd_dma\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              !\MDIO_Interface:bMDIO:tc\
            + \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:rd_dma\
        );
        Output = \MDIO_Interface:rd_dma\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:bMDIO:mdc_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\
        );
        Output = \MDIO_Interface:bMDIO:mdc_dly\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:bMDIO:opcode_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              \MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
            + \MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              \MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
        );
        Output = \MDIO_Interface:bMDIO:opcode_1\ (fanout=11)

    MacroCell: Name=\MDIO_Interface:bMDIO:opcode_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              \MDIO_Interface:bMDIO:count_1\ * \MDIO_Interface:bMDIO:count_0\ * 
              \MDIO_Interface:bMDIO:opcode_0\
            + \MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              \MDIO_Interface:bMDIO:count_1\ * \MDIO_Interface:bMDIO:count_0\ * 
              !\MDIO_Interface:bMDIO:opcode_0\
        );
        Output = \MDIO_Interface:bMDIO:opcode_0\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:ta_bits\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
        );
        Output = \MDIO_Interface:bMDIO:ta_bits\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:bMDIO:addr_match\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              \MDIO_Interface:bMDIO:count_0\ * \MDIO_Interface:bMDIO:ce0_1\
            + \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:addr_match\ (fanout=9)

    MacroCell: Name=\MDIO_Interface:bMDIO:addr_match_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:addr_match_dly\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:op_write\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_write\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:bMDIO:op_address\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * !\MDIO_Interface:bMDIO:opcode_1\ * 
              !\MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_address\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:bMDIO:op_pos_read\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * \MDIO_Interface:bMDIO:opcode_1\ * 
              !\MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_pos_read\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:bMDIO:cor_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              \MDIO_Interface:bMDIO:reg_cfg_3\ * 
              !\MDIO_Interface:bMDIO:addr_match_dly\
        );
        Output = \MDIO_Interface:bMDIO:cor_reg\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:bMDIO:capture\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              \MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:is_sram\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:is_page_en\
        );
        Output = \MDIO_Interface:bMDIO:capture\ (fanout=2)

    MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              \MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_2\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:fp_state_0\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_1\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:bMDIO:is_sram\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MDIO_Interface:bMDIO:mem_type_7\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_6\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_5\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_4\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_3\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_2\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_1\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_0\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:is_sram\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:addr_is_valid\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\
            + !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:addr_is_valid\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:is_page_en\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\
        );
        Output = \MDIO_Interface:bMDIO:is_page_en\ (fanout=2)

    MacroCell: Name=\MDIO_Interface:bMDIO:keep_high\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:reg_cfg_2\ * 
              !\MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:cfp_addr\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:reg_cfg_2\ * 
              \MDIO_Interface:bMDIO:is_page_en\ * 
              \MDIO_Interface:bMDIO:cfp_addr\
        );
        Output = \MDIO_Interface:bMDIO:keep_high\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:cfp_addr\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:cfp_addr\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:address_msb\
            + \MDIO_Interface:bMDIO:cfp_addr\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:address_msb\
        );
        Output = \MDIO_Interface:bMDIO:cfp_addr\ (fanout=2)

    MacroCell: Name=\MDIO_Interface:mdio_o\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:ta_bits\
            + !\MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:so\
            + !\MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:keep_high\
        );
        Output = \MDIO_Interface:mdio_o\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + !\MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_0\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:bMDIO:addr_in_range\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \MDIO_Interface:bMDIO:rscl0_1\ * 
              !\MDIO_Interface:bMDIO:rsce0_1\ * 
              !\MDIO_Interface:bMDIO:rsce1_1\
            + !\MDIO_Interface:bMDIO:rscl1_1\ * 
              !\MDIO_Interface:bMDIO:rsce0_1\ * 
              !\MDIO_Interface:bMDIO:rsce1_1\
        );
        Output = \MDIO_Interface:bMDIO:addr_in_range\ (fanout=9)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_2\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_1\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_0\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_2\ (fanout=12)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              \MDIO_Interface:bMDIO:op_pos_read\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:next_page\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_1\ (fanout=12)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_0\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * \MDIO_Interface:rd_dma\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_0\ (fanout=11)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_load\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
            + !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
        );
        Output = \MDIO_Interface:bMDIO:rs_load\ (fanout=9)

    MacroCell: Name=\MDIO_Interface:bMDIO:rs_update\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
        );
        Output = \MDIO_Interface:bMDIO:rs_update\ (fanout=7)

    MacroCell: Name=\MDIO_Interface:bMDIO:next_page\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:ac_f0_empty_0\ * 
              !\MDIO_Interface:bMDIO:ac_f1_empty_0\
        );
        Output = \MDIO_Interface:bMDIO:next_page\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:is_16bit\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MDIO_Interface:bMDIO:data_width_7\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_6\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_5\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_4\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_3\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_2\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_1\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_0\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:is_16bit\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:bMDIO:current_page_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_2\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_2\
        );
        Output = \MDIO_Interface:bMDIO:current_page_2\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:current_page_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_1\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_1\
        );
        Output = \MDIO_Interface:bMDIO:current_page_1\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:bMDIO:current_page_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:current_page_0\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:bMDIO:sample_carry\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
        );
        Output = \MDIO_Interface:bMDIO:sample_carry\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * !\MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\ * \MDIO_Interface:info_nrq\
            + \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_2\ (fanout=11)

    MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_1\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * !\MDIO_Interface:addr_nrq\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:cfg_done\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_1\ (fanout=11)

    MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:carry\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_0\ (fanout=11)

    MacroCell: Name=\MDIO_Interface:bMDIO:carry\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:sample_carry\ * 
              \MDIO_Interface:bMDIO:carry\
            + \MDIO_Interface:bMDIO:sample_carry\ * 
              \MDIO_Interface:bMDIO:co_reg_1\
        );
        Output = \MDIO_Interface:bMDIO:carry\ (fanout=2)

    MacroCell: Name=\MDIO_Interface:bMDIO:cfg_done\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:cfg_done\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:cfg_done\
        );
        Output = \MDIO_Interface:bMDIO:cfg_done\ (fanout=4)

    MacroCell: Name=\MDIO_Interface:addr_dma\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
        );
        Output = \MDIO_Interface:addr_dma\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:info_dma\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:info_dma\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:cfg_done\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * !\MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\ * !\MDIO_Interface:info_nrq\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_3\ (fanout=6)

    MacroCell: Name=\MDIO_Interface:cfg_dma\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:cfg_done\ * \MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:cfg_dma\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:bMDIO:fw_state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_state_1\ * 
              \MDIO_Interface:bMDIO:fw_state_0\ * \MDIO_Interface:fw_nrq1\
            + \MDIO_Interface:bMDIO:fw_state_1\ * 
              !\MDIO_Interface:bMDIO:fw_state_0\ * \MDIO_Interface:fw_nrq2\
        );
        Output = \MDIO_Interface:bMDIO:fw_state_1\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:bMDIO:fw_state_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_state_1\ * 
              \MDIO_Interface:bMDIO:fw_state_0\
            + !\MDIO_Interface:bMDIO:fw_state_1\ * \MDIO_Interface:fw_dma1\
        );
        Output = \MDIO_Interface:bMDIO:fw_state_0\ (fanout=5)

    MacroCell: Name=\MDIO_Interface:fw_dma1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_req\ * 
              \MDIO_Interface:bMDIO:fw_req_dly\
            + \MDIO_Interface:bMDIO:fw_req\ * 
              !\MDIO_Interface:bMDIO:fw_req_dly\
        );
        Output = \MDIO_Interface:fw_dma1\ (fanout=2)

    MacroCell: Name=\MDIO_Interface:bMDIO:fw_req\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:ctrl_2\ * !\MDIO_Interface:rd_dma\
            + \MDIO_Interface:rd_dma\ * \MDIO_Interface:bMDIO:fw_req\
        );
        Output = \MDIO_Interface:bMDIO:fw_req\ (fanout=3)

    MacroCell: Name=\MDIO_Interface:bMDIO:fw_req_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fw_req\
        );
        Output = \MDIO_Interface:bMDIO:fw_req_dly\ (fanout=1)

    MacroCell: Name=\MDIO_Interface:fw_dma2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fw_state_1\ * 
              !\MDIO_Interface:bMDIO:fw_state_0\
        );
        Output = \MDIO_Interface:fw_dma2\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_548 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_548 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MDIO_host_2:cntrl16:u0\
        PORT MAP (
            clock => Net_2056 ,
            cs_addr_2 => \MDIO_host_2:cfg_2\ ,
            cs_addr_1 => \MDIO_host_2:cfg_1\ ,
            cs_addr_0 => \MDIO_host_2:cfg_0\ ,
            route_si => Net_2071 ,
            f1_load => \MDIO_host_2:f1_load\ ,
            chain_out => \MDIO_host_2:cntrl16:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000010000000000000001000000000000000100000000000000010000000000011111111000000001111111111111111001000000000001000000000011100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_host_2:cntrl16:u1\

    datapathcell: Name =\MDIO_host_2:cntrl16:u1\
        PORT MAP (
            clock => Net_2056 ,
            cs_addr_2 => \MDIO_host_2:cfg_2\ ,
            cs_addr_1 => \MDIO_host_2:cfg_1\ ,
            cs_addr_0 => \MDIO_host_2:cfg_0\ ,
            route_si => Net_2071 ,
            f1_load => \MDIO_host_2:f1_load\ ,
            so_comb => \MDIO_host_2:so\ ,
            f0_bus_stat_comb => \MDIO_host_2:status_val_0\ ,
            f0_blk_stat_comb => \MDIO_host_2:f0_blk_stat\ ,
            f1_bus_stat_comb => \MDIO_host_2:status_val_3\ ,
            chain_in => \MDIO_host_2:cntrl16:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000011100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_host_2:cntrl16:u0\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:rs_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:rs_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:rs_state_0\ ,
            route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
            d0_load => \MDIO_Interface:bMDIO:rs_load\ ,
            d1_load => \MDIO_Interface:bMDIO:rs_load\ ,
            f0_bus_stat_comb => \MDIO_Interface:rs_dma0\ ,
            f0_blk_stat_comb => \MDIO_Interface:bMDIO:ac_f0_empty_0\ ,
            f1_bus_stat_comb => \MDIO_Interface:rs_dma1\ ,
            f1_blk_stat_comb => \MDIO_Interface:bMDIO:ac_f1_empty_0\ ,
            chain_out => \MDIO_Interface:bMDIO:Advanced:AddrComp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000110000010100000000000101000010000000000001000000000000000000000000000000000000100100000100000011111111000000001111111111111111001000000000001000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:rs_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:rs_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:rs_state_0\ ,
            route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
            d0_load => \MDIO_Interface:bMDIO:rs_load\ ,
            d1_load => \MDIO_Interface:bMDIO:rs_load\ ,
            ce0_comb => \MDIO_Interface:bMDIO:rsce0_1\ ,
            cl0_comb => \MDIO_Interface:bMDIO:rscl0_1\ ,
            ce1_comb => \MDIO_Interface:bMDIO:rsce1_1\ ,
            cl1_comb => \MDIO_Interface:bMDIO:rscl1_1\ ,
            so_comb => \MDIO_Interface:bMDIO:address_msb\ ,
            chain_in => \MDIO_Interface:bMDIO:Advanced:AddrComp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000110000010100000000000101000000000000000001000000000000000000000000000000000000100100000100000011111111000000001111111111111111001000110000001100000000000000110000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:ba_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:ba_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:ba_state_0\ ,
            chain_out => \MDIO_Interface:bMDIO:Advanced:AddrCalc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110010010000000000000000000000010001000100000110110001100000011011000100000000000000110000000000000000000000001000000100000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:ba_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:ba_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:ba_state_0\ ,
            co_msb_reg => \MDIO_Interface:bMDIO:co_reg_1\ ,
            chain_in => \MDIO_Interface:bMDIO:Advanced:AddrCalc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110010010000000000000000000000010001000100000110110001100000011011000100000000000000110000000000000000000000001000000100000011111111000000001111111111111111000000110000001100000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_1 => \MDIO_Interface:bMDIO:fw_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:fw_state_0\ ,
            chain_out => \MDIO_Interface:bMDIO:Advanced:FwAlu:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000111011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\

    datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_1 => \MDIO_Interface:bMDIO:fw_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:fw_state_0\ ,
            chain_in => \MDIO_Interface:bMDIO:Advanced:FwAlu:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000001110110001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\

    datapathcell: Name =\MDIO_Interface:bMDIO:MdioDp:u0\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:fp_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:fp_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:fp_state_0\ ,
            route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
            f1_load => \MDIO_Interface:bMDIO:capture\ ,
            chain_out => \MDIO_Interface:bMDIO:MdioDp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000000110000000000000011010000101011000001000011010100000100001010110001000000101010000100000011111111000000001111111111111111000000001100001000000100011100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MDIO_Interface:bMDIO:MdioDp:u1\

    datapathcell: Name =\MDIO_Interface:bMDIO:MdioDp:u1\
        PORT MAP (
            clock => Net_1121 ,
            cs_addr_2 => \MDIO_Interface:bMDIO:fp_state_2\ ,
            cs_addr_1 => \MDIO_Interface:bMDIO:fp_state_1\ ,
            cs_addr_0 => \MDIO_Interface:bMDIO:fp_state_0\ ,
            route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
            f1_load => \MDIO_Interface:bMDIO:capture\ ,
            ce0_comb => \MDIO_Interface:bMDIO:ce0_1\ ,
            so_comb => \MDIO_Interface:bMDIO:so\ ,
            f1_bus_stat_comb => \MDIO_Interface:wr_dma\ ,
            chain_in => \MDIO_Interface:bMDIO:MdioDp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000000110000000000000011010000101011000001000011010100000100001010110001000000101010000100000011111111000000001111111111110011000000000100001100000100011100110000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MDIO_Interface:bMDIO:MdioDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\MDIO_host_2:MdioStatusReg\
        PORT MAP (
            clock => Net_2056 ,
            status_3 => \MDIO_host_2:status_val_3\ ,
            status_2 => \MDIO_host_2:status_val_2\ ,
            status_1 => \MDIO_host_2:status_val_1\ ,
            status_0 => \MDIO_host_2:status_val_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\
        PORT MAP (
            clock => Net_1121 ,
            status_1 => \MDIO_Interface:fw_nrq2\ ,
            status_0 => \MDIO_Interface:fw_nrq1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\MDIO_Interface:bMDIO:genblk1:MdcSync\
        PORT MAP (
            clock => Net_1121 ,
            in => Net_2033 ,
            out => \MDIO_Interface:bMDIO:mdc_sync\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\MDIO_Interface:bMDIO:genblk1:MdioSync\
        PORT MAP (
            clock => Net_1121 ,
            in => \MDIO_Interface:bMDIO:mdio_reg\ ,
            out => \MDIO_Interface:bMDIO:mdio_sync\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MDIO_host_2:MdioControlReg\
        PORT MAP (
            clock => Net_2056 ,
            control_7 => \MDIO_host_2:control_7\ ,
            control_6 => \MDIO_host_2:control_6\ ,
            control_5 => \MDIO_host_2:control_5\ ,
            control_4 => \MDIO_host_2:control_4\ ,
            control_3 => \MDIO_host_2:control_3\ ,
            control_2 => \MDIO_host_2:control_2\ ,
            control_1 => \MDIO_host_2:control_1\ ,
            control_0 => \MDIO_host_2:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MDIO_Interface:bMDIO:CtlReg\
        PORT MAP (
            clock => Net_1121 ,
            control_7 => \MDIO_Interface:bMDIO:ctrl_7\ ,
            control_6 => \MDIO_Interface:bMDIO:ctrl_6\ ,
            control_5 => \MDIO_Interface:bMDIO:ctrl_5\ ,
            control_4 => \MDIO_Interface:bMDIO:ctrl_4\ ,
            control_3 => \MDIO_Interface:bMDIO:ctrl_3\ ,
            control_2 => \MDIO_Interface:bMDIO:ctrl_2\ ,
            control_1 => \MDIO_Interface:bMDIO:ctrl_1\ ,
            control_0 => \MDIO_Interface:bMDIO:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MDIO_Interface:bMDIO:Advanced:CfgReg\
        PORT MAP (
            clock => Net_1121 ,
            control_7 => \MDIO_Interface:bMDIO:reg_cfg_7\ ,
            control_6 => \MDIO_Interface:bMDIO:reg_cfg_6\ ,
            control_5 => \MDIO_Interface:bMDIO:reg_cfg_5\ ,
            control_4 => \MDIO_Interface:bMDIO:reg_cfg_4\ ,
            control_3 => \MDIO_Interface:bMDIO:reg_cfg_3\ ,
            control_2 => \MDIO_Interface:bMDIO:reg_cfg_2\ ,
            control_1 => \MDIO_Interface:bMDIO:reg_cfg_1\ ,
            control_0 => \MDIO_Interface:bMDIO:reg_cfg_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\
        PORT MAP (
            clock => Net_1121 ,
            control_7 => \MDIO_Interface:bMDIO:data_width_7\ ,
            control_6 => \MDIO_Interface:bMDIO:data_width_6\ ,
            control_5 => \MDIO_Interface:bMDIO:data_width_5\ ,
            control_4 => \MDIO_Interface:bMDIO:data_width_4\ ,
            control_3 => \MDIO_Interface:bMDIO:data_width_3\ ,
            control_2 => \MDIO_Interface:bMDIO:data_width_2\ ,
            control_1 => \MDIO_Interface:bMDIO:data_width_1\ ,
            control_0 => \MDIO_Interface:bMDIO:data_width_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\
        PORT MAP (
            clock => Net_1121 ,
            control_7 => \MDIO_Interface:bMDIO:mem_type_7\ ,
            control_6 => \MDIO_Interface:bMDIO:mem_type_6\ ,
            control_5 => \MDIO_Interface:bMDIO:mem_type_5\ ,
            control_4 => \MDIO_Interface:bMDIO:mem_type_4\ ,
            control_3 => \MDIO_Interface:bMDIO:mem_type_3\ ,
            control_2 => \MDIO_Interface:bMDIO:mem_type_2\ ,
            control_1 => \MDIO_Interface:bMDIO:mem_type_1\ ,
            control_0 => \MDIO_Interface:bMDIO:mem_type_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MDIO_host_2:MdioCounter\
        PORT MAP (
            clock => Net_2056 ,
            load => \MDIO_host_2:status_val_1\ ,
            enable => \MDIO_host_2:en_count\ ,
            count_6 => \MDIO_host_2:counter_6\ ,
            count_5 => \MDIO_host_2:counter_5\ ,
            count_4 => \MDIO_host_2:counter_4\ ,
            count_3 => \MDIO_host_2:counter_3\ ,
            count_2 => \MDIO_host_2:counter_2\ ,
            count_1 => \MDIO_host_2:counter_1\ ,
            count_0 => \MDIO_host_2:counter_0\ ,
            tc => Net_2054 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MDIO_Interface:bMDIO:BitCounter\
        PORT MAP (
            clock => Net_1121 ,
            load => \MDIO_Interface:bMDIO:ld_count\ ,
            enable => \MDIO_Interface:bMDIO:rising_mdc\ ,
            count_6 => \MDIO_Interface:bMDIO:count_6\ ,
            count_5 => \MDIO_Interface:bMDIO:count_5\ ,
            count_4 => \MDIO_Interface:bMDIO:count_4\ ,
            count_3 => \MDIO_Interface:bMDIO:count_3\ ,
            count_2 => \MDIO_Interface:bMDIO:count_2\ ,
            count_1 => \MDIO_Interface:bMDIO:count_1\ ,
            count_0 => \MDIO_Interface:bMDIO:count_0\ ,
            tc => \MDIO_Interface:bMDIO:tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011110"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\MDIO_Interface:AddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:addr_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:addr_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:InfoDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:info_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:info_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:StartAddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rs_dma0\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_841\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:EndAddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rs_dma1\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_843\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:WrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:wr_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:wr_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:RdDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rd_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_846\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:CfgDMA1\
        PORT MAP (
            dmareq => \MDIO_Interface:cfg_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_454\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:CfgDMA2\
        PORT MAP (
            dmareq => \MDIO_Interface:Net_454\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_849\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:FwDMA1\
        PORT MAP (
            dmareq => \MDIO_Interface:fw_dma1\ ,
            termin => zero ,
            termout => \MDIO_Interface:fw_nrq1\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\MDIO_Interface:FwDMA2\
        PORT MAP (
            dmareq => \MDIO_Interface:fw_dma2\ ,
            termin => zero ,
            termout => \MDIO_Interface:fw_nrq2\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1243 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_1924 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =DAT_ISR
        PORT MAP (
            interrupt => Net_1950 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ADDR_ISR
        PORT MAP (
            interrupt => Net_1951 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =COR_ISR
        PORT MAP (
            interrupt => Net_1952 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   24 :   48 :   72 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :   10 :   14 :   24 : 41.67 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   78 :  114 :  192 : 40.63 %
  Unique P-terms              :  182 :  202 :  384 : 47.40 %
  Total P-terms               :  195 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    2 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech Mapping phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Debug_MDIO(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Debug_MDIO_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LED_2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED_3(0) (fixed)
[IOP=(12)][IoId=(1)] : MDC_M(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MDC_M_SIOREF_0 (fixed)
[IOP=(12)][IoId=(3)] : MDC_S(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MDC_S_SIOREF_0 (fixed)
[IOP=(12)][IoId=(0)] : MDIO_M(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MDIO_M_SIOREF_0 (fixed)
[IOP=(12)][IoId=(2)] : MDIO_S(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MDIO_S_SIOREF_0 (fixed)
IO_0@[IOP=(3)][IoId=(0)] : VRef_1V2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Debug_MDIO(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Debug_MDIO_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LED_2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED_3(0) (fixed)
[IOP=(12)][IoId=(1)] : MDC_M(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MDC_M_SIOREF_0 (fixed)
[IOP=(12)][IoId=(3)] : MDC_S(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MDC_S_SIOREF_0 (fixed)
[IOP=(12)][IoId=(0)] : MDIO_M(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MDIO_M_SIOREF_0 (fixed)
[IOP=(12)][IoId=(2)] : MDIO_S(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MDIO_S_SIOREF_0 (fixed)
IO_0@[IOP=(3)][IoId=(0)] : VRef_1V2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 0s.618ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Vref {
    p3_7
    agr7_x_p3_7
    agr7
    agl7_x_agr7
    agl7
    agl7_x_dsm_0_vplus
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_sio_p12_23
    sio_p12_23
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    p3_0
    agr4_x_sio_p12_01
    sio_p12_01
  }
  Net: Net_64 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  p3_7                                             -> Vref
  agr7_x_p3_7                                      -> Vref
  agr7                                             -> Vref
  agl7_x_agr7                                      -> Vref
  agl7                                             -> Vref
  agl7_x_dsm_0_vplus                               -> Vref
  dsm_0_vplus                                      -> Vref
  agl4_x_dsm_0_vplus                               -> Vref
  agl4                                             -> Vref
  agl4_x_sio_p12_23                                -> Vref
  sio_p12_23                                       -> Vref
  opamp_3_vminus_x_p3_7                            -> Vref
  opamp_3_vminus                                   -> Vref
  agl4_x_agr4                                      -> Vref
  agr4                                             -> Vref
  agr4_x_p3_0                                      -> Vref
  p3_0                                             -> Vref
  agr4_x_sio_p12_01                                -> Vref
  sio_p12_01                                       -> Vref
  vidac_3_vout                                     -> Net_64
  agr5_x_vidac_3_vout                              -> Net_64
  agr5                                             -> Net_64
  agr5_x_opamp_3_vplus                             -> Net_64
  opamp_3_vplus                                    -> Net_64
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   38 :   10 :   48 :  79.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.87
                   Pterms :            5.11
               Macrocells :            2.05
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      13.55 :       3.90
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              \MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + !\MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:mdio_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ctrl_0\
        );
        Output = \MDIO_Interface:bMDIO:mdio_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:MdioDp:u1\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:fp_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:fp_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:fp_state_0\ ,
        route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
        f1_load => \MDIO_Interface:bMDIO:capture\ ,
        ce0_comb => \MDIO_Interface:bMDIO:ce0_1\ ,
        so_comb => \MDIO_Interface:bMDIO:so\ ,
        f1_bus_stat_comb => \MDIO_Interface:wr_dma\ ,
        chain_in => \MDIO_Interface:bMDIO:MdioDp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000000110000000000000011010000101011000001000011010100000100001010110001000000101010000100000011111111000000001111111111110011000000000100001100000100011100110000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_Interface:bMDIO:MdioDp:u0\

controlcell: Name =\MDIO_Interface:bMDIO:CtlReg\
    PORT MAP (
        clock => Net_1121 ,
        control_7 => \MDIO_Interface:bMDIO:ctrl_7\ ,
        control_6 => \MDIO_Interface:bMDIO:ctrl_6\ ,
        control_5 => \MDIO_Interface:bMDIO:ctrl_5\ ,
        control_4 => \MDIO_Interface:bMDIO:ctrl_4\ ,
        control_3 => \MDIO_Interface:bMDIO:ctrl_3\ ,
        control_2 => \MDIO_Interface:bMDIO:ctrl_2\ ,
        control_1 => \MDIO_Interface:bMDIO:ctrl_1\ ,
        control_0 => \MDIO_Interface:bMDIO:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:mdc_dly\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\
        );
        Output = \MDIO_Interface:bMDIO:mdc_dly\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:rs_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:rs_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:rs_state_0\ ,
        route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
        d0_load => \MDIO_Interface:bMDIO:rs_load\ ,
        d1_load => \MDIO_Interface:bMDIO:rs_load\ ,
        f0_bus_stat_comb => \MDIO_Interface:rs_dma0\ ,
        f0_blk_stat_comb => \MDIO_Interface:bMDIO:ac_f0_empty_0\ ,
        f1_bus_stat_comb => \MDIO_Interface:rs_dma1\ ,
        f1_blk_stat_comb => \MDIO_Interface:bMDIO:ac_f1_empty_0\ ,
        chain_out => \MDIO_Interface:bMDIO:Advanced:AddrComp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000110000010100000000000101000010000000000001000000000000000000000000000000000000100100000100000011111111000000001111111111111111001000000000001000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1952, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:opcode_1\ * \MDIO_Interface:wr_nrq\
        );
        Output = Net_1952 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1950, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ctrl_1\ * 
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:reg_cfg_1\ * \MDIO_Interface:wr_nrq\
        );
        Output = Net_1950 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:addr_in_range\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \MDIO_Interface:bMDIO:rscl0_1\ * 
              !\MDIO_Interface:bMDIO:rsce0_1\ * 
              !\MDIO_Interface:bMDIO:rsce1_1\
            + !\MDIO_Interface:bMDIO:rscl1_1\ * 
              !\MDIO_Interface:bMDIO:rsce0_1\ * 
              !\MDIO_Interface:bMDIO:rsce1_1\
        );
        Output = \MDIO_Interface:bMDIO:addr_in_range\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:rs_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:rs_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:rs_state_0\ ,
        route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
        d0_load => \MDIO_Interface:bMDIO:rs_load\ ,
        d1_load => \MDIO_Interface:bMDIO:rs_load\ ,
        ce0_comb => \MDIO_Interface:bMDIO:rsce0_1\ ,
        cl0_comb => \MDIO_Interface:bMDIO:rscl0_1\ ,
        ce1_comb => \MDIO_Interface:bMDIO:rsce1_1\ ,
        cl1_comb => \MDIO_Interface:bMDIO:rscl1_1\ ,
        so_comb => \MDIO_Interface:bMDIO:address_msb\ ,
        chain_in => \MDIO_Interface:bMDIO:Advanced:AddrComp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000110000010100000000000101000000000000000001000000000000000000000000000000000000100100000100000011111111000000001111111111111111001000110000001100000000000000110000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:capture\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              \MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:is_sram\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:is_page_en\
        );
        Output = \MDIO_Interface:bMDIO:capture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:fw_req\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:ctrl_2\ * !\MDIO_Interface:rd_dma\
            + \MDIO_Interface:rd_dma\ * \MDIO_Interface:bMDIO:fw_req\
        );
        Output = \MDIO_Interface:bMDIO:fw_req\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDIO_Interface:bMDIO:cor_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              \MDIO_Interface:bMDIO:reg_cfg_3\ * 
              !\MDIO_Interface:bMDIO:addr_match_dly\
        );
        Output = \MDIO_Interface:bMDIO:cor_reg\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              \MDIO_Interface:bMDIO:op_pos_read\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:next_page\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:rd_dma\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              !\MDIO_Interface:bMDIO:tc\
            + \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:rd_dma\
        );
        Output = \MDIO_Interface:rd_dma\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:addr_match\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              \MDIO_Interface:bMDIO:count_0\ * \MDIO_Interface:bMDIO:ce0_1\
            + \MDIO_Interface:bMDIO:mdio_enable\ * !\MDIO_Interface:bMDIO:tc\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:addr_match\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:addr_match_dly\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:addr_match_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:fp_state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + !\MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdc_sync\ * 
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * 
              \MDIO_Interface:bMDIO:op_write\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:mdc_dly\ * \MDIO_Interface:bMDIO:cor_reg\ * 
              !\MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              !\MDIO_Interface:bMDIO:fp_state_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:fp_state_2\ * 
              !\MDIO_Interface:bMDIO:fp_state_1\ * 
              \MDIO_Interface:bMDIO:fp_state_0\
        );
        Output = \MDIO_Interface:bMDIO:fp_state_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:rising_mdc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\
        );
        Output = \MDIO_Interface:bMDIO:rising_mdc\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:start_detect\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\
        );
        Output = \MDIO_Interface:bMDIO:start_detect\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:MdioDp:u0\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:fp_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:fp_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:fp_state_0\ ,
        route_si => \MDIO_Interface:bMDIO:mdio_sync\ ,
        f1_load => \MDIO_Interface:bMDIO:capture\ ,
        chain_out => \MDIO_Interface:bMDIO:MdioDp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000000110000000000000011010000101011000001000011010100000100001010110001000000101010000100000011111111000000001111111111111111000000001100001000000100011100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_Interface:bMDIO:MdioDp:u1\

statuscell: Name =\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\
    PORT MAP (
        clock => Net_1121 ,
        status_1 => \MDIO_Interface:fw_nrq2\ ,
        status_0 => \MDIO_Interface:fw_nrq1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:ld_count\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:rd_dma\
        );
        Output = \MDIO_Interface:bMDIO:ld_count\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:mdio_o\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:ta_bits\
            + !\MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:so\
            + !\MDIO_Interface:bMDIO:ta_bits\ * 
              \MDIO_Interface:bMDIO:keep_high\
        );
        Output = \MDIO_Interface:mdio_o\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:fw_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_state_1\ * 
              \MDIO_Interface:bMDIO:fw_state_0\ * \MDIO_Interface:fw_nrq1\
            + \MDIO_Interface:bMDIO:fw_state_1\ * 
              !\MDIO_Interface:bMDIO:fw_state_0\ * \MDIO_Interface:fw_nrq2\
        );
        Output = \MDIO_Interface:bMDIO:fw_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDIO_Interface:fw_dma2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fw_state_1\ * 
              !\MDIO_Interface:bMDIO:fw_state_0\
        );
        Output = \MDIO_Interface:fw_dma2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:opcode_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              \MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
            + \MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              \MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
        );
        Output = \MDIO_Interface:bMDIO:opcode_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:op_write\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_write\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:opcode_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              \MDIO_Interface:bMDIO:count_1\ * \MDIO_Interface:bMDIO:count_0\ * 
              \MDIO_Interface:bMDIO:opcode_0\
            + \MDIO_Interface:bMDIO:mdio_sync\ * 
              \MDIO_Interface:bMDIO:start_detect\ * 
              \MDIO_Interface:bMDIO:count_4\ * \MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              \MDIO_Interface:bMDIO:count_1\ * \MDIO_Interface:bMDIO:count_0\ * 
              !\MDIO_Interface:bMDIO:opcode_0\
        );
        Output = \MDIO_Interface:bMDIO:opcode_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDIO_Interface:bMDIO:ta_bits\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:count_4\ * 
              !\MDIO_Interface:bMDIO:count_3\ * 
              !\MDIO_Interface:bMDIO:count_2\ * 
              !\MDIO_Interface:bMDIO:count_1\ * 
              !\MDIO_Interface:bMDIO:count_0\
        );
        Output = \MDIO_Interface:bMDIO:ta_bits\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_1 => \MDIO_Interface:bMDIO:fw_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:fw_state_0\ ,
        chain_in => \MDIO_Interface:bMDIO:Advanced:FwAlu:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000001110110001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\

count7cell: Name =\MDIO_Interface:bMDIO:BitCounter\
    PORT MAP (
        clock => Net_1121 ,
        load => \MDIO_Interface:bMDIO:ld_count\ ,
        enable => \MDIO_Interface:bMDIO:rising_mdc\ ,
        count_6 => \MDIO_Interface:bMDIO:count_6\ ,
        count_5 => \MDIO_Interface:bMDIO:count_5\ ,
        count_4 => \MDIO_Interface:bMDIO:count_4\ ,
        count_3 => \MDIO_Interface:bMDIO:count_3\ ,
        count_2 => \MDIO_Interface:bMDIO:count_2\ ,
        count_1 => \MDIO_Interface:bMDIO:count_1\ ,
        count_0 => \MDIO_Interface:bMDIO:count_0\ ,
        tc => \MDIO_Interface:bMDIO:tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011110"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:keep_high\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:reg_cfg_2\ * 
              !\MDIO_Interface:bMDIO:addr_is_valid\ * 
              \MDIO_Interface:bMDIO:cfp_addr\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:addr_match\ * 
              !\MDIO_Interface:bMDIO:reg_cfg_2\ * 
              \MDIO_Interface:bMDIO:is_page_en\ * 
              \MDIO_Interface:bMDIO:cfp_addr\
        );
        Output = \MDIO_Interface:bMDIO:keep_high\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:fw_dma1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_req\ * 
              \MDIO_Interface:bMDIO:fw_req_dly\
            + \MDIO_Interface:bMDIO:fw_req\ * 
              !\MDIO_Interface:bMDIO:fw_req_dly\
        );
        Output = \MDIO_Interface:fw_dma1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:fw_req_dly\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:fw_req\
        );
        Output = \MDIO_Interface:bMDIO:fw_req_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:next_page\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:ac_f0_empty_0\ * 
              !\MDIO_Interface:bMDIO:ac_f1_empty_0\
        );
        Output = \MDIO_Interface:bMDIO:next_page\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:fw_state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:fw_state_1\ * 
              \MDIO_Interface:bMDIO:fw_state_0\
            + !\MDIO_Interface:bMDIO:fw_state_1\ * \MDIO_Interface:fw_dma1\
        );
        Output = \MDIO_Interface:bMDIO:fw_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDIO_Interface:bMDIO:cfp_addr\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:cfp_addr\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:address_msb\
            + \MDIO_Interface:bMDIO:cfp_addr\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:address_msb\
        );
        Output = \MDIO_Interface:bMDIO:cfp_addr\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\MDIO_Interface:bMDIO:Advanced:CfgReg\
    PORT MAP (
        clock => Net_1121 ,
        control_7 => \MDIO_Interface:bMDIO:reg_cfg_7\ ,
        control_6 => \MDIO_Interface:bMDIO:reg_cfg_6\ ,
        control_5 => \MDIO_Interface:bMDIO:reg_cfg_5\ ,
        control_4 => \MDIO_Interface:bMDIO:reg_cfg_4\ ,
        control_3 => \MDIO_Interface:bMDIO:reg_cfg_3\ ,
        control_2 => \MDIO_Interface:bMDIO:reg_cfg_2\ ,
        control_1 => \MDIO_Interface:bMDIO:reg_cfg_1\ ,
        control_0 => \MDIO_Interface:bMDIO:reg_cfg_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_load\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
            + !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
        );
        Output = \MDIO_Interface:bMDIO:rs_load\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * !\MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\ * \MDIO_Interface:info_nrq\
            + \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:addr_is_valid\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:addr_is_valid\
            + !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:addr_is_valid\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_548 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\MDIO_Interface:bMDIO:genblk1:MdioSync\
    PORT MAP (
        clock => Net_1121 ,
        in => \MDIO_Interface:bMDIO:mdio_reg\ ,
        out => \MDIO_Interface:bMDIO:mdio_sync\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:carry\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:is_page_en\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\
        );
        Output = \MDIO_Interface:bMDIO:is_page_en\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_host_2:cntrl16:u1\
    PORT MAP (
        clock => Net_2056 ,
        cs_addr_2 => \MDIO_host_2:cfg_2\ ,
        cs_addr_1 => \MDIO_host_2:cfg_1\ ,
        cs_addr_0 => \MDIO_host_2:cfg_0\ ,
        route_si => Net_2071 ,
        f1_load => \MDIO_host_2:f1_load\ ,
        so_comb => \MDIO_host_2:so\ ,
        f0_bus_stat_comb => \MDIO_host_2:status_val_0\ ,
        f0_blk_stat_comb => \MDIO_host_2:f0_blk_stat\ ,
        f1_bus_stat_comb => \MDIO_host_2:status_val_3\ ,
        chain_in => \MDIO_host_2:cntrl16:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000011100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_host_2:cntrl16:u0\

statuscell: Name =\MDIO_host_2:MdioStatusReg\
    PORT MAP (
        clock => Net_2056 ,
        status_3 => \MDIO_host_2:status_val_3\ ,
        status_2 => \MDIO_host_2:status_val_2\ ,
        status_1 => \MDIO_host_2:status_val_1\ ,
        status_0 => \MDIO_host_2:status_val_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:is_sram\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MDIO_Interface:bMDIO:mem_type_7\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_6\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_5\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_4\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_3\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_2\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_1\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:mem_type_0\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:is_sram\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              \MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_1 => \MDIO_Interface:bMDIO:fw_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:fw_state_0\ ,
        chain_out => \MDIO_Interface:bMDIO:Advanced:FwAlu:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000111011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\

controlcell: Name =\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\
    PORT MAP (
        clock => Net_1121 ,
        control_7 => \MDIO_Interface:bMDIO:mem_type_7\ ,
        control_6 => \MDIO_Interface:bMDIO:mem_type_6\ ,
        control_5 => \MDIO_Interface:bMDIO:mem_type_5\ ,
        control_4 => \MDIO_Interface:bMDIO:mem_type_4\ ,
        control_3 => \MDIO_Interface:bMDIO:mem_type_3\ ,
        control_2 => \MDIO_Interface:bMDIO:mem_type_2\ ,
        control_1 => \MDIO_Interface:bMDIO:mem_type_1\ ,
        control_0 => \MDIO_Interface:bMDIO:mem_type_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1951, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:bMDIO:opcode_1\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
        );
        Output = Net_1951 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:op_pos_read\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * \MDIO_Interface:bMDIO:opcode_1\ * 
              !\MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_pos_read\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:op_address\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:tc\ * !\MDIO_Interface:bMDIO:opcode_1\ * 
              !\MDIO_Interface:bMDIO:opcode_0\ * 
              \MDIO_Interface:bMDIO:addr_match\
        );
        Output = \MDIO_Interface:bMDIO:op_address\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \MDIO_Interface:bMDIO:mdc_sync\ * 
              !\MDIO_Interface:bMDIO:mdc_dly\ * 
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * \MDIO_Interface:rd_dma\ * 
              !\MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              !\MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              !\MDIO_Interface:bMDIO:next_page\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:rs_load\
            + \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_load\ * 
              \MDIO_Interface:bMDIO:is_16bit\
        );
        Output = \MDIO_Interface:bMDIO:rs_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_update\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\
        );
        Output = \MDIO_Interface:bMDIO:rs_update\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\MDIO_Interface:bMDIO:op_address\ * 
              !\MDIO_Interface:bMDIO:op_pos_read\ * 
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              !\MDIO_Interface:bMDIO:rs_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:is_16bit\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * !\MDIO_Interface:addr_nrq\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:cfg_done\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:addr_dma\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:rs_state_2\ * 
              \MDIO_Interface:bMDIO:rs_state_1\ * 
              \MDIO_Interface:bMDIO:rs_state_0\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
        );
        Output = \MDIO_Interface:addr_dma\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:is_16bit\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \MDIO_Interface:bMDIO:data_width_7\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_6\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_5\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_4\ * 
              \MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_3\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_2\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              \MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_1\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:data_width_0\ * 
              !\MDIO_Interface:bMDIO:current_page_2\ * 
              !\MDIO_Interface:bMDIO:current_page_1\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:is_16bit\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\
    PORT MAP (
        clock => Net_1121 ,
        control_7 => \MDIO_Interface:bMDIO:data_width_7\ ,
        control_6 => \MDIO_Interface:bMDIO:data_width_6\ ,
        control_5 => \MDIO_Interface:bMDIO:data_width_5\ ,
        control_4 => \MDIO_Interface:bMDIO:data_width_4\ ,
        control_3 => \MDIO_Interface:bMDIO:data_width_3\ ,
        control_2 => \MDIO_Interface:bMDIO:data_width_2\ ,
        control_1 => \MDIO_Interface:bMDIO:data_width_1\ ,
        control_0 => \MDIO_Interface:bMDIO:data_width_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:info_dma\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:info_dma\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:cfg_dma\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:cfg_done\ * \MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
        );
        Output = \MDIO_Interface:cfg_dma\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_785, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * !Net_1882
            + Net_1881 * Net_1882
        );
        Output = Net_785 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1881, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1881 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1882, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_548) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1882 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_548 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:mdio_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2033)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:Net_461\
        );
        Output = \MDIO_Interface:bMDIO:mdio_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_789, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1881 * Net_1882
            + Net_1881 * !Net_1882
        );
        Output = Net_789 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:rs_count_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MDIO_Interface:bMDIO:mdio_enable\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\
            + \MDIO_Interface:bMDIO:mdio_enable\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              !\MDIO_Interface:bMDIO:rs_update\
        );
        Output = \MDIO_Interface:bMDIO:rs_count_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:current_page_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_0\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_0\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_0\
        );
        Output = \MDIO_Interface:bMDIO:current_page_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\MDIO_Interface:bMDIO:genblk1:MdcSync\
    PORT MAP (
        clock => Net_1121 ,
        in => Net_2033 ,
        out => \MDIO_Interface:bMDIO:mdc_sync\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2086, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:so\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:so\
        );
        Output = Net_2086 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1924, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
        );
        Output = Net_1924 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_host_2:status_val_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:status_val_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDIO_host_2:State_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * !Net_2054
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * Net_2054
        );
        Output = \MDIO_host_2:State_1\ (fanout=14)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:State_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * Net_2054
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:control_0\ * Net_2054
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:State_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:State_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:control_0\ * Net_2054
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * Net_2054
            + \MDIO_host_2:State_1\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:f0_blk_stat\
        );
        Output = \MDIO_host_2:State_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_host_2:cntrl16:u0\
    PORT MAP (
        clock => Net_2056 ,
        cs_addr_2 => \MDIO_host_2:cfg_2\ ,
        cs_addr_1 => \MDIO_host_2:cfg_1\ ,
        cs_addr_0 => \MDIO_host_2:cfg_0\ ,
        route_si => Net_2071 ,
        f1_load => \MDIO_host_2:f1_load\ ,
        chain_out => \MDIO_host_2:cntrl16:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010001100000000001001010000000000100100000000000010000000000000001000000000000000100000000000000010000000000011111111000000001111111111111111001000000000001000000000011100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_host_2:cntrl16:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:sample_carry\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\
        );
        Output = \MDIO_Interface:bMDIO:sample_carry\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_Interface:bMDIO:ba_state_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * \MDIO_Interface:addr_nrq\ * 
              !\MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:cfg_done\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * !\MDIO_Interface:addr_nrq\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + \MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\
            + !\MDIO_Interface:bMDIO:ba_state_1\ * 
              \MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:ba_state_3\ * !\MDIO_Interface:info_nrq\
        );
        Output = \MDIO_Interface:bMDIO:ba_state_3\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:cfg_done\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:ba_state_2\ * 
              !\MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              \MDIO_Interface:bMDIO:cfg_done\
            + !\MDIO_Interface:bMDIO:ba_state_2\ * 
              \MDIO_Interface:bMDIO:ba_state_1\ * 
              !\MDIO_Interface:bMDIO:ba_state_0\ * 
              !\MDIO_Interface:bMDIO:cfg_done\
        );
        Output = \MDIO_Interface:bMDIO:cfg_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:ba_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:ba_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:ba_state_0\ ,
        co_msb_reg => \MDIO_Interface:bMDIO:co_reg_1\ ,
        chain_in => \MDIO_Interface:bMDIO:Advanced:AddrCalc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110010010000000000000000000000010001000100000110110001100000011011000100000000000000110000000000000000000000001000000100000011111111000000001111111111111111000000110000001100000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\

controlcell: Name =\MDIO_host_2:MdioControlReg\
    PORT MAP (
        clock => Net_2056 ,
        control_7 => \MDIO_host_2:control_7\ ,
        control_6 => \MDIO_host_2:control_6\ ,
        control_5 => \MDIO_host_2:control_5\ ,
        control_4 => \MDIO_host_2:control_4\ ,
        control_3 => \MDIO_host_2:control_3\ ,
        control_2 => \MDIO_host_2:control_2\ ,
        control_1 => \MDIO_host_2:control_1\ ,
        control_0 => \MDIO_host_2:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:cfg_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:cfg_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              \MDIO_host_2:counter_5\ * !\MDIO_host_2:counter_4\ * 
              !\MDIO_host_2:counter_3\ * !\MDIO_host_2:counter_2\ * 
              !\MDIO_host_2:counter_1\ * !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\ * 
              \MDIO_host_2:cfg_0\
        );
        Output = \MDIO_host_2:cfg_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:status_val_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:counter_6\ * 
              !\MDIO_host_2:counter_5\ * \MDIO_host_2:counter_4\ * 
              \MDIO_host_2:counter_3\ * \MDIO_host_2:counter_2\ * 
              \MDIO_host_2:counter_1\ * \MDIO_host_2:counter_0\
        );
        Output = \MDIO_host_2:status_val_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MDIO_Interface:bMDIO:current_page_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_2\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_2\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_2\
        );
        Output = \MDIO_Interface:bMDIO:current_page_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:current_page_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDIO_Interface:bMDIO:addr_in_range\ * 
              !\MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              \MDIO_Interface:bMDIO:current_page_1\
            + \MDIO_Interface:bMDIO:addr_in_range\ * 
              \MDIO_Interface:bMDIO:rs_count_1\ * 
              \MDIO_Interface:bMDIO:rs_update\ * 
              !\MDIO_Interface:bMDIO:current_page_1\
        );
        Output = \MDIO_Interface:bMDIO:current_page_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\
    PORT MAP (
        clock => Net_1121 ,
        cs_addr_2 => \MDIO_Interface:bMDIO:ba_state_2\ ,
        cs_addr_1 => \MDIO_Interface:bMDIO:ba_state_1\ ,
        cs_addr_0 => \MDIO_Interface:bMDIO:ba_state_0\ ,
        chain_out => \MDIO_Interface:bMDIO:Advanced:AddrCalc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110010010000000000000000000000010001000100000110110001100000011011000100000000000000110000000000000000000000001000000100000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:cfg_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\
            + !\MDIO_host_2:State_1\ * \MDIO_host_2:State_0\
            + \MDIO_host_2:cfg_1_split\
        );
        Output = \MDIO_host_2:cfg_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDIO_host_2:f1_load\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f1_load\
        );
        Output = \MDIO_host_2:f1_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDIO_host_2:cfg_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\ * \MDIO_host_2:cfg_2\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              \MDIO_host_2:f0_blk_stat\ * \MDIO_host_2:cfg_2\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:State_0\ * !\MDIO_host_2:f0_blk_stat\ * 
              \MDIO_host_2:cfg_2\
        );
        Output = \MDIO_host_2:cfg_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDIO_Interface:bMDIO:carry\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1121) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MDIO_Interface:bMDIO:sample_carry\ * 
              \MDIO_Interface:bMDIO:carry\
            + \MDIO_Interface:bMDIO:sample_carry\ * 
              \MDIO_Interface:bMDIO:co_reg_1\
        );
        Output = \MDIO_Interface:bMDIO:carry\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2069, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_1\
            + !Net_2069 * !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\
            + !Net_2069 * \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = Net_2069 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDIO_host_2:en_count\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
        );
        Output = \MDIO_host_2:en_count\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDIO_host_2:cfg_1_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:f0_blk_stat\
            + !\MDIO_host_2:State_2\ * !\MDIO_host_2:State_0\ * 
              !\MDIO_host_2:cfg_1\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\ * 
              !\MDIO_host_2:counter_6\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\
            + !\MDIO_host_2:State_2\ * \MDIO_host_2:State_0\ * 
              \MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * !\MDIO_host_2:State_1\ * 
              !\MDIO_host_2:counter_6\ * \MDIO_host_2:counter_5\ * 
              !\MDIO_host_2:counter_4\ * !\MDIO_host_2:counter_3\ * 
              !\MDIO_host_2:counter_2\ * !\MDIO_host_2:counter_1\ * 
              !\MDIO_host_2:counter_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:State_0\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              \MDIO_host_2:f0_blk_stat\
            + \MDIO_host_2:State_2\ * \MDIO_host_2:State_1\ * 
              !\MDIO_host_2:cfg_1\
        );
        Output = \MDIO_host_2:cfg_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\MDIO_host_2:MdioCounter\
    PORT MAP (
        clock => Net_2056 ,
        load => \MDIO_host_2:status_val_1\ ,
        enable => \MDIO_host_2:en_count\ ,
        count_6 => \MDIO_host_2:counter_6\ ,
        count_5 => \MDIO_host_2:counter_5\ ,
        count_4 => \MDIO_host_2:counter_4\ ,
        count_3 => \MDIO_host_2:counter_3\ ,
        count_2 => \MDIO_host_2:counter_2\ ,
        count_1 => \MDIO_host_2:counter_1\ ,
        count_0 => \MDIO_host_2:counter_0\ ,
        tc => Net_2054 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ADDR_ISR
        PORT MAP (
            interrupt => Net_1951 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =COR_ISR
        PORT MAP (
            interrupt => Net_1952 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =DAT_ISR
        PORT MAP (
            interrupt => Net_1950 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_1924 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1243 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\MDIO_Interface:AddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:addr_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:addr_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\MDIO_Interface:CfgDMA1\
        PORT MAP (
            dmareq => \MDIO_Interface:cfg_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_454\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\MDIO_Interface:CfgDMA2\
        PORT MAP (
            dmareq => \MDIO_Interface:Net_454\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_849\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\MDIO_Interface:EndAddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rs_dma1\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_843\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\MDIO_Interface:FwDMA1\
        PORT MAP (
            dmareq => \MDIO_Interface:fw_dma1\ ,
            termin => zero ,
            termout => \MDIO_Interface:fw_nrq1\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =\MDIO_Interface:FwDMA2\
        PORT MAP (
            dmareq => \MDIO_Interface:fw_dma2\ ,
            termin => zero ,
            termout => \MDIO_Interface:fw_nrq2\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =\MDIO_Interface:InfoDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:info_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:info_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =\MDIO_Interface:RdDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rd_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_846\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =\MDIO_Interface:StartAddrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:rs_dma0\ ,
            termin => zero ,
            termout => \MDIO_Interface:Net_841\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(9)] 
    drqcell: Name =\MDIO_Interface:WrDMA\
        PORT MAP (
            dmareq => \MDIO_Interface:wr_dma\ ,
            termin => zero ,
            termout => \MDIO_Interface:wr_nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        input => Net_789 ,
        annotation => Net_511 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Debug_MDIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_MDIO_1(0)__PA ,
        input => Net_1924 ,
        pad => Debug_MDIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Debug_MDIO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_MDIO(0)__PA ,
        input => Net_2054 ,
        pad => Debug_MDIO(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = VRef_1V2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VRef_1V2(0)__PA ,
        analog_term => Vref ,
        pad => VRef_1V2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Vref );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        annotation => Net_1927 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        input => Net_785 ,
        annotation => Net_605 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MDIO_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDIO_M(0)__PA ,
        input => Net_2086 ,
        fb => Net_2071 ,
        annotation => Net_954 ,
        pad => MDIO_M(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MDC_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDC_M(0)__PA ,
        input => Net_2069 ,
        annotation => Net_2089 ,
        pad => MDC_M(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MDIO_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDIO_S(0)__PA ,
        fb => \MDIO_Interface:Net_461\ ,
        input => \MDIO_Interface:mdio_o\ ,
        annotation => Net_2089 ,
        pad => MDIO_S(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MDC_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilitites: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDC_S(0)__PA ,
        fb => Net_2033 ,
        annotation => Net_954 ,
        pad => MDC_S(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__VRef_1V2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__VRef_1V2_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1121 ,
            dclk_0 => Net_1121_local ,
            dclk_glb_1 => Net_2056 ,
            dclk_1 => Net_2056_local ,
            dclk_glb_2 => Net_548 ,
            dclk_2 => Net_548_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_1243 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_64 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_64 ,
            vminus => Vref ,
            vout => Vref );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          LED_1(0) | In(Net_789)
     |   6 |     * |      NONE |         CMOS_OUT |   Debug_MDIO_1(0) | In(Net_1924)
     |   7 |     * |      NONE |         CMOS_OUT |     Debug_MDIO(0) | In(Net_2054)
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
   2 |   0 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT |  \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |       VRef_1V2(0) | Analog(Vref)
     |   7 |       |      NONE |      HI_Z_ANALOG |  Dedicated_Output | Analog(Vref)
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |          LED_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          LED_2(0) | In(Net_785)
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         MDIO_M(0) | FB(Net_2071), In(Net_2086)
     |   1 |     * |      NONE |         CMOS_OUT |          MDC_M(0) | In(Net_2069)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         MDIO_S(0) | FB(\MDIO_Interface:Net_461\), In(\MDIO_Interface:mdio_o\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          MDC_S(0) | FB(Net_2033)
-----+-----+-------+-----------+------------------+-------------------+----------------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.744ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in cfp_reader_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.499ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.558ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.559ms
API generation phase: Elapsed time ==> 1s.883ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
