$date
	Mon Oct  8 16:21:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$var wire 1 ! rising $end
$var wire 1 " falling $end
$var wire 1 # conditioned $end
$var reg 1 $ clk $end
$var reg 1 % pin $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 & counter [2:0] $end
$var reg 1 " negativeedge $end
$var reg 1 ! positiveedge $end
$var reg 1 ' synchronizer0 $end
$var reg 1 ( synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
1%
0$
x#
1"
0!
$end
#10
1'
b1 &
0"
1!
1$
#20
1"
0!
0$
#30
0"
1!
1(
b10 &
1$
#40
1"
0!
0$
#50
b11 &
0"
1!
1$
#60
1"
0!
0$
#70
0"
1!
1#
b0 &
1$
#80
1"
0!
0$
#90
0"
1!
1$
#100
1"
0!
0$
#110
0"
1!
1$
#120
1"
0!
0$
#130
0"
1!
1$
#140
1"
0!
0$
#150
0"
1!
1$
#160
1"
0!
0$
#170
0"
1!
1$
#180
1"
0!
0$
#190
0"
1!
1$
#200
1"
0!
0$
#210
0"
1!
1$
#220
1"
0!
0$
#230
0"
1!
1$
#240
1"
0!
0$
#250
0"
1!
1$
#260
1"
0!
0$
#270
0"
1!
1$
#280
1"
0!
0$
#290
0"
1!
1$
#300
1"
0!
0$
#310
0"
1!
1$
#320
1"
0!
0$
#330
0"
1!
1$
#340
1"
0!
0$
#350
0"
1!
1$
#360
1"
0!
0$
#370
0"
1!
1$
#380
1"
0!
0$
#390
0"
1!
1$
#400
1"
0!
0$
#410
0"
1!
1$
#420
1"
0!
0$
#430
0"
1!
1$
#440
1"
0!
0$
#450
0"
1!
1$
#460
1"
0!
0$
#470
0"
1!
1$
#480
1"
0!
0$
#490
0"
1!
1$
#500
1"
0!
0$
#510
0"
1!
1$
#520
1"
0!
0$
#530
0"
1!
1$
#540
1"
0!
0$
#550
0"
1!
1$
#560
1"
0!
0$
#570
0"
1!
1$
#580
1"
0!
0$
#590
0"
1!
1$
#600
1"
0!
0$
#610
0"
1!
1$
#620
1"
0!
0$
#630
0"
1!
1$
#640
1"
0!
0$
#650
0"
1!
1$
#660
1"
0!
0$
#670
0"
1!
1$
#680
1"
0!
0$
#690
0"
1!
1$
#700
1"
0!
0$
#710
0"
1!
1$
#720
1"
0!
0$
#730
0"
1!
1$
#740
1"
0!
0$
#750
0"
1!
1$
#760
1"
0!
0$
#770
0"
1!
1$
#780
1"
0!
0$
#790
0"
1!
1$
#800
1"
0!
0$
#810
0"
1!
1$
#820
1"
0!
0$
#830
0"
1!
1$
#840
1"
0!
0$
#850
0"
1!
1$
#860
1"
0!
0$
#870
0"
1!
1$
#880
1"
0!
0$
#890
0"
1!
1$
#900
1"
0!
0$
#910
0"
1!
1$
#920
1"
0!
0$
#930
0"
1!
1$
#940
1"
0!
0$
#950
0"
1!
1$
#960
1"
0!
0$
#970
0"
1!
1$
#980
1"
0!
0$
#990
0"
1!
1$
#1000
1"
0!
0$
