<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L3_out_x2'" level="0">
<item name = "Date">Sun Sep 18 12:42:11 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16455, 16455, 54.845 us, 54.845 us, 16455, 16455, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L3_out_x2_loop_1">16385, 16385, 10, 8, 8, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 451, -</column>
<column name="Register">-, -, 677, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_1_fu_133_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage7_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18187_fu_139_p2">icmp, 0, 0, 12, 12, 13</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">370, 79, 1, 79</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_V_phi_fu_106_p4">9, 2, 12, 24</column>
<column name="fifo_C_drain_local_in_blk_n">9, 2, 1, 2</column>
<column name="gmem_C_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_C_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_C_blk_n_W">9, 2, 1, 2</column>
<column name="i_V_reg_102">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">78, 0, 78, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_1_reg_169">12, 0, 12, 0</column>
<column name="i_V_reg_102">12, 0, 12, 0</column>
<column name="icmp_ln18187_reg_174">1, 0, 1, 0</column>
<column name="icmp_ln18187_reg_174_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_158">58, 0, 58, 0</column>
<column name="v1_V_reg_213">64, 0, 64, 0</column>
<column name="v2_V_1394_reg_183">64, 0, 64, 0</column>
<column name="v2_V_1395_reg_188">64, 0, 64, 0</column>
<column name="v2_V_1396_reg_193">64, 0, 64, 0</column>
<column name="v2_V_1397_reg_198">64, 0, 64, 0</column>
<column name="v2_V_1398_reg_203">64, 0, 64, 0</column>
<column name="v2_V_1399_reg_208">64, 0, 64, 0</column>
<column name="v2_V_reg_178">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x2, return value</column>
<column name="m_axi_gmem_C_AWVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWADDR">out, 64, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWLEN">out, 32, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWSIZE">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWBURST">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWLOCK">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWCACHE">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWPROT">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWQOS">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWREGION">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WDATA">out, 512, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WSTRB">out, 64, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WLAST">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARADDR">out, 64, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARLEN">out, 32, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARSIZE">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARBURST">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARLOCK">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARCACHE">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARPROT">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARQOS">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARREGION">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RVALID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RREADY">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RDATA">in, 512, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RLAST">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RUSER">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RRESP">in, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BVALID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BREADY">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BRESP">in, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BUSER">in, 1, m_axi, gmem_C, pointer</column>
<column name="fifo_C_drain_local_in_dout">in, 64, ap_fifo, fifo_C_drain_local_in, pointer</column>
<column name="fifo_C_drain_local_in_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in, pointer</column>
<column name="fifo_C_drain_local_in_read">out, 1, ap_fifo, fifo_C_drain_local_in, pointer</column>
<column name="C_dout">in, 64, ap_fifo, C, pointer</column>
<column name="C_empty_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_read">out, 1, ap_fifo, C, pointer</column>
</table>
</item>
</section>
</profile>
