{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568101145465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568101145487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 16:39:05 2019 " "Processing started: Tue Sep 10 16:39:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568101145487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1568101145487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off base_sdram -c base_sdram " "Command: quartus_drc --read_settings_files=off --write_settings_files=off base_sdram -c base_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1568101145487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1568101146731 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568101146972 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1568101146972 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1568101146994 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1568101147001 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_nios2_cpu.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1568101147003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC_golden_top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SOC_golden_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1568101147006 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_sdram\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:nios2_sdram\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568101147017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1568101147017 "|DE1_SOC_golden_top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1568101147060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1568101147165 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1568101147170 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios2_sdram\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios2_sdram\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1568101147170 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1568101147170 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1568101148193 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148193 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1568101148193 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 11394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148196 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1568101148196 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 74 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 74 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 11443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_1\[43\]~0 " "Node  \"nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_1\[43\]~0\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_sdram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 5607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[1\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[1\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller_001\|r_sync_rst " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_001\|r_sync_rst\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 2819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[1\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[1\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|F_valid~0 " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|F_valid~0\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 6417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\|src1_valid~0 " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\|src1_valid~0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_001.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 5895 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|E_new_inst " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|E_new_inst\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3115 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|R_ctrl_ld " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|R_ctrl_ld\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3358 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[4\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[4\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_002:rsp_demux\|src2_valid " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_002:rsp_demux\|src2_valid\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_002.sv" 72 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|mem_used\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|mem_used\[0\]\"" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 1184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\|read_latency_shift_reg\[0\]~DUPLICATE " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\|read_latency_shift_reg\[0\]~DUPLICATE\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 14561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|R_logic_op\[0\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|R_logic_op\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3994 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[14\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[14\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[2\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[2\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|always0~0 " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 6773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_video_pll_0:video_pll_0\|nios2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 " "Node  \"nios2:nios2_sdram\|nios2_video_pll_0:video_pll_0\|nios2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 11446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[0\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\|read_latency_shift_reg\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\|read_latency_shift_reg\[0\]\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 1311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148198 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1568101148198 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1568101148198 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 11443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller_001\|r_sync_rst " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_001\|r_sync_rst\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_video_pll_0:video_pll_0\|nios2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 " "Node  \"nios2:nios2_sdram\|nios2_video_pll_0:video_pll_0\|nios2_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 11446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|use_reg " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|use_reg\"" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 308 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 862 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10829 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|rd_address " "Node  \"nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|rd_address\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_sdram.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 2444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\|read_latency_shift_reg\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\|read_latency_shift_reg\[0\]\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 1311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|E_new_inst " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|E_new_inst\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3115 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[1\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[1\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 259 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[1\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_002\|saved_grant\[1\]\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|jtag_ram_access " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_nios2_ocimem:the_nios2_nios2_cpu_nios2_ocimem\|jtag_ram_access\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 2229 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3032 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_0\[43\]~0 " "Node  \"nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_0\[43\]~0\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_sdram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 5608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_sdram:sdram\|active_rnw~2 " "Node  \"nios2:nios2_sdram\|nios2_sdram:sdram\|active_rnw~2\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 5562 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_1\[43\]~0 " "Node  \"nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\|entry_1\[43\]~0\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_sdram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 5607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|data_reg\[4\]~0 " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|data_reg\[4\]~0\"" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 471 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 6008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|take_action_ocimem_b " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|take_action_ocimem_b\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 2822 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|take_in_data~0 " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|take_in_data~0\"" {  } { { "nios2/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_avalon_st_clock_crosser.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 7553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[2\]\[1\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[2\]\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 791 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|mem_used\[0\] " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\|mem_used\[0\]\"" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 1184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10824 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[4\] " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|D_iw\[4\]\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 3423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe " "Node  \"nios2:nios2_sdram\|nios2_nios2:nios2\|nios2_nios2_cpu:cpu\|nios2_nios2_cpu_nios2_oci:the_nios2_nios2_cpu_nios2_oci\|nios2_nios2_cpu_debug_slave_wrapper:the_nios2_nios2_cpu_debug_slave_wrapper\|nios2_nios2_cpu_debug_slave_sysclk:the_nios2_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/nios2_nios2_cpu_debug_slave_sysclk.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 2819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\|read_latency_shift_reg\[0\]~DUPLICATE " "Node  \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\|read_latency_shift_reg\[0\]~DUPLICATE\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 14561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Graduate/6_Projects/FPGA/MyTest/190910_with_vga_pixel/" { { 0 { 0 ""} 0 10745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1568101148202 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1568101148202 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1568101148202 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "124 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 124 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1568101148204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 10 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568101148291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 16:39:08 2019 " "Processing ended: Tue Sep 10 16:39:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568101148291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568101148291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568101148291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1568101148291 ""}
