# RISC Processor in Verilog

A simple RISC (Reduced Instruction Set Computer) processor implemented in Verilog. This project demonstrates fundamental concepts of CPU architecture including instruction fetch, decode, execute, memory access, and write-back.

## ğŸš€ Overview

This processor supports a custom 16-bit instruction set architecture (ISA) with support for arithmetic operations, branching, memory access, and control instructions. Designed as a learning and demonstration tool for understanding RISC design principles and digital systems.

## ğŸ“ Project Structure

```
risc-processor/
â”œâ”€â”€ src/                 # Verilog source files
â”‚   â”œâ”€â”€ alu.v            # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ control_unit.v   # Control logic
â”‚   â”œâ”€â”€ data_memory.v       # Core datapath logic
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ hazard_detection.v
â”‚   â”œâ”€â”€ pipeline_registers.v
â”‚   â””â”€â”€ cpu.v            # Top-level module
â”œâ”€â”€ testbench/           # Simulation testbenches
â”‚   â””â”€â”€ cpu_tb.v
â””â”€â”€ README.md
```

## ğŸ§  Features

- 16-bit custom RISC ISA
- 8 general-purpose registers
- ALU with basic arithmetic and logic ops (ADD, SUB, AND, OR, XOR, etc.)
- Load/Store instructions
- Unconditional and conditional branches
- Single-cycle or Multi-cycle
- Modular Verilog design for clarity and reuse

## ğŸ§ª Testing

Testbenches written in Verilog to verify processor functionality:

```bash
# Example: Run simulation with Icarus Verilog
iverilog -o cpu_tb testbench/cpu_tb.v src/*.v
vvp processor_tb
```

Sample test programs are available in `instruction_memory.v`.

## ğŸ“š Documentation

- Instruction Set Architecture (ISA)
- Block diagrams
- Control signal table
- Timing diagrams

Refer to the `docs/` directory for detailed design information.

## ğŸ›  Tools Used

- Verilog HDL
- Icarus Verilog (simulation)
- GTKWave (waveform viewer)
- Vivado for advanced simulation and synthesis

## ğŸ“ˆ Future Work

- Add pipelining (IF/ID/EX/MEM/WB stages)
- Interrupt support
- Hazard detection and forwarding
- Integration with simple I/O peripherals
- Port to FPGA for real-time execution

## ğŸ§‘â€ğŸ’» Author

Makari Green

