// Seed: 958997305
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  always @(posedge (1)) id_1 = #1 1;
  assign id_2 = id_3;
  wire module_0;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    input supply1 id_15,
    input wire id_16,
    input wor id_17,
    input tri id_18,
    output wire id_19,
    input tri0 id_20,
    output supply0 id_21,
    input wire id_22,
    input wor id_23,
    input wor id_24,
    output supply0 id_25,
    output supply0 id_26,
    output supply1 id_27
);
  assign id_27 = id_17;
  wire id_29;
  xnor (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_29,
      id_3,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
