
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003346                       # Number of seconds simulated
sim_ticks                                  3346196484                       # Number of ticks simulated
final_tick                               574877234160                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340811                       # Simulator instruction rate (inst/s)
host_op_rate                                   438673                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265523                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922952                       # Number of bytes of host memory used
host_seconds                                 12602.27                       # Real time elapsed on the host
sim_insts                                  4294993000                       # Number of instructions simulated
sim_ops                                    5528273536                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       192256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        83328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       123008                       # Number of bytes read from this memory
system.physmem.bytes_read::total               626560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       221952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            221952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1611                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          651                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          961                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4895                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1734                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1734                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1568348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57455084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1606600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61624594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1644853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24902303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1683105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36760543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               187245430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1568348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1606600                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1644853                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1683105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6502906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66329638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66329638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66329638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1568348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57455084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1606600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61624594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1644853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24902303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1683105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36760543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              253575068                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8024453                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855107                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488225                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188924                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428913                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384200                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200242                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5711                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15854502                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855107                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584442                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875092                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        341803                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720505                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7881527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.318076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4524601     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600005      7.61%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293954      3.73%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221558      2.81%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182969      2.32%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158295      2.01%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           55090      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196938      2.50%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648117     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7881527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355801                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975774                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621615                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       318421                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243191                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16125                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313557                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17721019                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4492                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772565                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137846                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40052                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107099                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141784                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17162406                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70793                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22725636                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78140569                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78140569                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7822190                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2141                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2622997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7467                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       194178                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16139361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13769098                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18265                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4654317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12639897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7881527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747009                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2821136     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1677820     21.29%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       848265     10.76%     67.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999784     12.69%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       744772      9.45%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476876      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205069      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60926      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46879      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7881527                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58661     73.04%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12489     15.55%     88.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9168     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10805104     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109507      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358716     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494775      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13769098                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715892                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80318                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35518306                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20795932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13285094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13849416                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22494                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       734922                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156912                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77439                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6901                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16141512                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2622997                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3797                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207186                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466439                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257617                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302659                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739431                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017299                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481814                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678175                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310807                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13285094                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995460                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694471                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405975                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4771438                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187157                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7199353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3363325     46.72%     46.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532840     21.29%     68.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837534     11.63%     79.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305768      4.25%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261409      3.63%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116553      1.62%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280847      3.90%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77126      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423951      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7199353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423951                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22916921                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32966271                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 142926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802445                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802445                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246191                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246191                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62352378                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17435258                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18282731                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8024453                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2931183                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2379946                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200217                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1206906                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1153605                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310945                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8609                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3072295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16172441                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2931183                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1464550                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3414568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1052650                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        534889                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1510430                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7869610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4455042     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214188      2.72%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243351      3.09%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          445074      5.66%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197816      2.51%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306676      3.90%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168592      2.14%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141735      1.80%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1697136     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7869610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015395                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3243037                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       489726                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3258035                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32893                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845914                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       497342                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2502                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19247249                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4566                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845914                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3419127                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         127626                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       119258                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3110784                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246896                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18501132                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3524                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          436                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25913222                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86186955                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86186955                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15930013                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9983205                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3871                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2324                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           634870                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1725894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       881920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12769                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       356851                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17378799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13981449                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26644                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5870939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17608123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7869610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2743672     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1649976     20.97%     55.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176297     14.95%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       794268     10.09%     80.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       646588      8.22%     89.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359988      4.57%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350814      4.46%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79157      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68850      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7869610                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101411     77.03%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14701     11.17%     88.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15538     11.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11663712     83.42%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197623      1.41%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1541      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1392652      9.96%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725921      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13981449                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742355                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009416                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35990806                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23253765                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13581435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14113103                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27352                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       675092                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223533                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845914                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51818                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8181                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17382671                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1725894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       881920                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2299                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233518                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13722253                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1300751                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259196                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2001606                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1943228                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            700855                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710055                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13592116                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13581435                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8894308                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24964301                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692506                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356281                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9337101                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11467908                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5914823                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202733                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7023696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159858                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2767218     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1912868     27.23%     66.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       783554     11.16%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       391799      5.58%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       403191      5.74%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160382      2.28%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175059      2.49%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89493      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340132      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7023696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9337101                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11467908                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1709189                       # Number of memory references committed
system.switch_cpus1.commit.loads              1050802                       # Number of loads committed
system.switch_cpus1.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1648897                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10331557                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233339                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340132                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24066139                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35612136                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 154843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9337101                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11467908                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9337101                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859416                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859416                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163581                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163581                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61686153                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18778343                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17808286                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3146                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8024453                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3035070                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2471511                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201377                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1240089                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1177877                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          323323                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8828                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3121199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16563323                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3035070                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1501200                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3468563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1083826                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        443912                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1531778                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7913259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.592163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.375372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4444696     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          242056      3.06%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          250466      3.17%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          400050      5.06%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          186869      2.36%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          266592      3.37%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178902      2.26%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          133552      1.69%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1810076     22.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7913259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378228                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.064106                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3288067                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       400990                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3317901                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27722                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        878575                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       515457                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          988                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19777574                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3794                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        878575                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3453859                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97946                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        90956                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3177958                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       213961                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19063851                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123038                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26705719                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88854869                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88854869                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16274611                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10431104                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3283                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1680                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           566332                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1773090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       914715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9829                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       311038                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17866262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14185021                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25383                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6163839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19020337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7913259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.792564                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930212                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2728057     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1718275     21.71%     56.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1128478     14.26%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       757014      9.57%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       693972      8.77%     88.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       385809      4.88%     93.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350717      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77983      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72954      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7913259                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106205     77.83%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15184     11.13%     88.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15076     11.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11840089     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188634      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1600      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1406438      9.91%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       748260      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14185021                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767724                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136465                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009620                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36445149                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24033510                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13778190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14321486                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20304                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       708297                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       240823                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        878575                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58179                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12551                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17869565                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1773090                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       914715                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234550                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13927072                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1311901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257949                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2033382                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1980464                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721481                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735579                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13788631                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13778190                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9039787                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25695261                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717025                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351808                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9482911                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11674982                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6194564                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3263                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203219                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7034683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2676987     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1999901     28.43%     66.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       794480     11.29%     77.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       399062      5.67%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366654      5.21%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167258      2.38%     91.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181780      2.58%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93139      1.32%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       355422      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7034683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9482911                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11674982                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1738685                       # Number of memory references committed
system.switch_cpus2.commit.loads              1064793                       # Number of loads committed
system.switch_cpus2.commit.membars               1625                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1685624                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10517399                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240602                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       355422                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24548638                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36618733                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 111194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9482911                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11674982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9482911                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846201                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846201                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181752                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181752                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62523242                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19112842                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18213562                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8024453                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2921131                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2378238                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196425                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1215197                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1129755                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          308684                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8724                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2914837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16129234                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2921131                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1438439                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3549659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1054087                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        581471                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1427370                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7900003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4350344     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311021      3.94%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253073      3.20%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          608590      7.70%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162095      2.05%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220894      2.80%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152436      1.93%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88707      1.12%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1752843     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7900003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364029                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.010010                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3043451                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       568441                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3412508                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21834                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        853763                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       497025                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19311421                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        853763                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3266377                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         100540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       146736                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3206794                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325788                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18624605                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130655                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26052474                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86947067                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86947067                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15981505                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10070954                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4004                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2444                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           912453                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1750727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       906062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18333                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       283827                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17585826                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13951811                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28379                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6053301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18632955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          832                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7900003                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766051                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896705                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2752415     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1702568     21.55%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1089961     13.80%     70.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819917     10.38%     80.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       715522      9.06%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369900      4.68%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       318430      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62918      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68372      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7900003                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82606     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17951     15.13%     84.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18104     15.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11596352     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194743      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1558      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1393607      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       765551      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13951811                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738662                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118663                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008505                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35950666                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23643321                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13593512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14070474                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53354                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       692490                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227650                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        853763                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55151                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7731                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17589840                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1750727                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       906062                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2426                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230779                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13729831                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1304684                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221979                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2050450                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1934962                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            745766                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710999                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13602949                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13593512                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8838439                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25110791                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694011                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9364376                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11509474                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6080449                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3181                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199633                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7046240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633421                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146943                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2725361     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1957629     27.78%     66.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789918     11.21%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       454391      6.45%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361527      5.13%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150897      2.14%     91.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178059      2.53%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87775      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       340683      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7046240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9364376                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11509474                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1736645                       # Number of memory references committed
system.switch_cpus3.commit.loads              1058233                       # Number of loads committed
system.switch_cpus3.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1650893                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10373626                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234635                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       340683                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24295324                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36034211                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 124450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9364376                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11509474                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9364376                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856913                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856913                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.166980                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.166980                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61767190                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18776813                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17814653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3174                       # number of misc regfile writes
system.l2.replacements                           4896                       # number of replacements
system.l2.tagsinuse                      32762.080303                       # Cycle average of tags in use
system.l2.total_refs                          1267333                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37655                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.656433                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           651.249397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.436425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    784.317931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.492245                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    790.413384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     40.823271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    325.047899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     40.044986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    491.297034                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9148.660430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7861.967159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5425.104367                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7129.225776                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023935                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014993                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.279195                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.239928                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.165561                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.217567                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999819                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5347                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3544                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4245                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17066                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6303                       # number of Writeback hits
system.l2.Writeback_hits::total                  6303                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5404                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4293                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17247                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3943                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5404                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3596                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4293                       # number of overall hits
system.l2.overall_hits::total                   17247                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1502                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1611                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          651                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          961                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4895                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1611                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          651                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          961                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4895                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1502                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1611                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          651                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          961                       # number of overall misses
system.l2.overall_misses::total                  4895                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2322734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     94145927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2595634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     95609070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2239068                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     42347245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2588600                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     58216157                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       300064435                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2322734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     94145927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2595634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     95609070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2239068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     42347245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2588600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     58216157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        300064435                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2322734                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     94145927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2595634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     95609070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2239068                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     42347245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2588600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     58216157                       # number of overall miss cycles
system.l2.overall_miss_latency::total       300064435                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21961                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6303                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6303                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               181                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7015                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22142                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7015                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22142                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.277071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.231532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.155185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.184595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222895                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.275849                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.229651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.153285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.182908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.275849                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.229651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.153285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.182908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221073                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56652.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62680.377497                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61800.809524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59347.653631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 52071.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 65049.531490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 58831.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60578.727367                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61300.191011                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56652.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62680.377497                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61800.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59347.653631                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 52071.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 65049.531490                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 58831.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60578.727367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61300.191011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56652.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62680.377497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61800.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59347.653631                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 52071.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 65049.531490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 58831.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60578.727367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61300.191011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1734                       # number of writebacks
system.l2.writebacks::total                      1734                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1611                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4895                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4895                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2087875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     85439261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2354178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     86291656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1989708                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     38595543                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2338562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     52624011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    271720794                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2087875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     85439261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2354178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     86291656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1989708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     38595543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2338562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     52624011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    271720794                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2087875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     85439261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2354178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     86291656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1989708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     38595543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2338562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     52624011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    271720794                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.277071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.155185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222895                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.275849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.229651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.153285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.182908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.275849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.229651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.153285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.182908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221073                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50923.780488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56883.662450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56051.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53564.032278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46272.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59286.548387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53149.136364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54759.636837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55509.865986                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50923.780488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56883.662450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56051.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53564.032278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46272.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59286.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 53149.136364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54759.636837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55509.865986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50923.780488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56883.662450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56051.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53564.032278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46272.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59286.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 53149.136364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54759.636837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55509.865986                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.012702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752973                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779312.563055                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.638074                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066728                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825921                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892649                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720452                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720452                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720452                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720452                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720452                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720452                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3407631                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3407631                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3407631                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3407631                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3407631                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3407631                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720505                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720505                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720505                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720505                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64294.924528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64294.924528                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64294.924528                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64294.924528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64294.924528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64294.924528                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2905666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2905666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2905666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2905666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2905666                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2905666                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64570.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64570.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64570.355556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64570.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64570.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64570.355556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5445                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250946                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5701                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39159.962463                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.935942                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.064058                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.788812                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.211188                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494090                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494090                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16882                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16954                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16954                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    762988682                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    762988682                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2523425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2523425                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    765512107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    765512107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    765512107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    765512107                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511044                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511044                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511044                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511044                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008142                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006752                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006752                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006752                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006752                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45195.396399                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45195.396399                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35047.569444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35047.569444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45152.300755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45152.300755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45152.300755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45152.300755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1083                       # number of writebacks
system.cpu0.dcache.writebacks::total             1083                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11461                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    132393298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    132393298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       584031                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       584031                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    132977329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    132977329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    132977329                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    132977329                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24422.301789                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24422.301789                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24334.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24334.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24421.915335                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24421.915335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24421.915335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24421.915335                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.170820                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088483728                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101319.938224                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.170820                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062774                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819184                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1510377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1510377                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1510377                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1510377                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1510377                       # number of overall hits
system.cpu1.icache.overall_hits::total        1510377                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3600622                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3600622                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3600622                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3600622                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3600622                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3600622                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1510430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1510430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1510430                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1510430                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1510430                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1510430                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 67936.264151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67936.264151                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 67936.264151                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67936.264151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 67936.264151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67936.264151                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3120701                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3120701                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3120701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3120701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3120701                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3120701                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67841.326087                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67841.326087                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67841.326087                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67841.326087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67841.326087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67841.326087                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7015                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177682699                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7271                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24437.174942                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.021727                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.978273                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1014175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1014175                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       654957                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        654957                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2229                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1573                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1669132                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1669132                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1669132                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1669132                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13571                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13791                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13791                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    443511663                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    443511663                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9327674                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9327674                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    452839337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    452839337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    452839337                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    452839337                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1027746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1027746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655177                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1682923                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1682923                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1682923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1682923                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013205                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000336                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008195                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32680.838774                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32680.838774                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42398.518182                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42398.518182                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32835.859401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32835.859401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32835.859401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32835.859401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1872                       # number of writebacks
system.cpu1.dcache.writebacks::total             1872                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6613                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6776                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6776                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6958                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6958                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    151221211                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    151221211                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1622855                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1622855                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    152844066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    152844066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    152844066                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    152844066                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004168                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004168                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004168                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004168                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21733.430727                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21733.430727                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28471.140351                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28471.140351                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21788.177619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21788.177619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21788.177619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21788.177619                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.793872                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086307750                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2142618.836292                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.793872                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068580                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.808965                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1531724                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1531724                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1531724                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1531724                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1531724                       # number of overall hits
system.cpu2.icache.overall_hits::total        1531724                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3168794                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3168794                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3168794                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3168794                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3168794                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3168794                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1531778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1531778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1531778                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1531778                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1531778                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1531778                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 58681.370370                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58681.370370                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 58681.370370                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58681.370370                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 58681.370370                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58681.370370                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2702958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2702958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2702958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2702958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2702958                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2702958                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 60065.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60065.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 60065.733333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60065.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 60065.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60065.733333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4247                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166154875                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4503                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36898.706418                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.951726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.048274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870905                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129095                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1026598                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1026598                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       670447                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        670447                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1627                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1627                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1625                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1697045                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1697045                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1697045                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1697045                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10612                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10612                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10778                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10778                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10778                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10778                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    375187285                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    375187285                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6172247                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6172247                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    381359532                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    381359532                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    381359532                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    381359532                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1037210                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1037210                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       670613                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       670613                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1707823                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1707823                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1707823                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1707823                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010231                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006311                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006311                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006311                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006311                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35355.002356                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35355.002356                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37182.210843                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37182.210843                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35383.144554                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35383.144554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35383.144554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35383.144554                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu2.dcache.writebacks::total              946                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6417                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6417                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6531                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6531                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6531                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6531                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4195                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4195                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4247                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4247                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     76779772                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     76779772                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1415474                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1415474                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     78195246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     78195246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     78195246                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     78195246                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18302.687008                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18302.687008                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27220.653846                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27220.653846                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18411.878032                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18411.878032                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18411.878032                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18411.878032                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.674655                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086513230                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2093474.431599                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.674655                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826402                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1427314                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1427314                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1427314                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1427314                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1427314                       # number of overall hits
system.cpu3.icache.overall_hits::total        1427314                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3695874                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3695874                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3695874                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3695874                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3695874                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3695874                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1427370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1427370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1427370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1427370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1427370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1427370                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65997.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65997.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65997.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65997.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65997.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65997.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3156541                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3156541                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3156541                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3156541                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3156541                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3156541                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70145.355556                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70145.355556                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 70145.355556                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70145.355556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 70145.355556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70145.355556                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5254                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170695692                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5510                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30979.254446                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.400583                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.599417                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880471                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119529                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       990094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         990094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       674711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        674711                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1810                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1810                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1587                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1587                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1664805                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1664805                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1664805                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1664805                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13382                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          366                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13748                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13748                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    494037824                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    494037824                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17826640                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17826640                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    511864464                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    511864464                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    511864464                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    511864464                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1003476                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1003476                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       675077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       675077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1678553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1678553                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1678553                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1678553                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013336                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013336                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000542                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000542                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008190                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008190                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008190                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008190                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36918.085787                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36918.085787                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48706.666667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48706.666667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37231.922025                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37231.922025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37231.922025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37231.922025                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        81397                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 40698.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2402                       # number of writebacks
system.cpu3.dcache.writebacks::total             2402                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8176                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8176                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          318                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          318                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8494                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8494                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8494                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8494                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5206                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5206                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5254                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5254                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5254                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5254                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    101524819                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    101524819                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1125501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1125501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    102650320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    102650320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    102650320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    102650320                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005188                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005188                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003130                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003130                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19501.501921                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19501.501921                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23447.937500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23447.937500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19537.556148                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19537.556148                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19537.556148                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19537.556148                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
