#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan  9 15:31:37 2023
# Process ID: 12332
# Current directory: C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/edit_Datapath_IP_vDataMemoryInit_v1_0.runs/synth_1
# Command line: vivado.exe -log Datapath_IP_vDataMemoryInit_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath_IP_vDataMemoryInit_v1_0.tcl
# Log file: C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/edit_Datapath_IP_vDataMemoryInit_v1_0.runs/synth_1/Datapath_IP_vDataMemoryInit_v1_0.vds
# Journal file: C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/edit_Datapath_IP_vDataMemoryInit_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Datapath_IP_vDataMemoryInit_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/edit_Datapath_IP_vDataMemoryInit_v1_0.cache/ip 
Command: synth_design -top Datapath_IP_vDataMemoryInit_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2640 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.547 ; gain = 103.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Datapath_IP_vDataMemoryInit_v1_0' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0.vhd:50]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:5' bound to instance 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst' of component 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:223]
WARNING: [Synth 8-3848] Net LED in module/entity Datapath_IP_vDataMemoryInit_v1_0_S_AXI does not have driver. [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:19]
WARNING: [Synth 8-3848] Net Datapath_out in module/entity Datapath_IP_vDataMemoryInit_v1_0_S_AXI does not have driver. [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI' (1#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0_S_AXI.vhd:87]
INFO: [Synth 8-3491] module 'Top_Level_Datapath' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:34' bound to instance 'Top_Level_Datapath_Component' of component 'Top_Level_Datapath' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Top_Level_Datapath' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:42]
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Adder.vhd:36' bound to instance 'Adder_Component' of component 'Adder' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Adder' (2#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Adder.vhd:42]
INFO: [Synth 8-3491] module 'ShiftLeft2' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ShiftLeft2.vhd:34' bound to instance 'ShiftLeft2_Component' of component 'ShiftLeft2' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:149]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ShiftLeft2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (3#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ShiftLeft2.vhd:39]
INFO: [Synth 8-3491] module 'PCAdder' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/PCAdder.vhd:36' bound to instance 'PCAdder_Component' of component 'PCAdder' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:153]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/PCAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (4#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/PCAdder.vhd:42]
INFO: [Synth 8-3491] module 'Mux32Bit2to1' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux32Bit2to1.vhd:34' bound to instance 'PCSrc_Mux_Component' of component 'Mux32Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux32Bit2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2to1' (5#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux32Bit2to1.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ProgramCounter.vhd:34' bound to instance 'ProgramCounter_Component' of component 'ProgramCounter' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (6#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'InstructionMemory' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/InstructionMemory.vhd:35' bound to instance 'InstructionMemory_Component' of component 'InstructionMemory' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:169]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/InstructionMemory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (7#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/InstructionMemory.vhd:41]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Controller.vhd:34' bound to instance 'Controller_Component' of component 'Controller' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Controller' (8#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Controller.vhd:42]
INFO: [Synth 8-3491] module 'Mux5Bit2to1' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux5Bit2to1.vhd:34' bound to instance 'RegDst_Mux_Component' of component 'Mux5Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux5Bit2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2to1' (9#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux5Bit2to1.vhd:40]
INFO: [Synth 8-3491] module 'Mux5Bit2to1' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux5Bit2to1.vhd:34' bound to instance 'ReadRegister1_Mux_Component' of component 'Mux5Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:192]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/register_file.vhd:34' bound to instance 'Register_File_Component' of component 'register_file' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:198]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/register_file.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/register_file.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'register_file' (10#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/register_file.vhd:42]
INFO: [Synth 8-3491] module 'SignExtension' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/SignExtension.vhd:34' bound to instance 'SignExtension_Component' of component 'SignExtension' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/SignExtension.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (11#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/SignExtension.vhd:41]
INFO: [Synth 8-3491] module 'Mux32Bit2to1' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux32Bit2to1.vhd:34' bound to instance 'ALUSrc_Mux_Component' of component 'Mux32Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:213]
INFO: [Synth 8-3491] module 'ALU32Bit' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ALU32Bit.vhd:37' bound to instance 'ALU32Bit_Component' of component 'ALU32Bit' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ALU32Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (12#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ALU32Bit.vhd:46]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/DataMemory.vhd:25' bound to instance 'DataMemory_Component' of component 'DataMemory' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:231]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/DataMemory.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (13#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/DataMemory.vhd:35]
INFO: [Synth 8-3491] module 'Mux32Bit2to1' declared at 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Mux32Bit2to1.vhd:34' bound to instance 'MemtoReg_Mux_Component' of component 'Mux32Bit2to1' [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:240]
WARNING: [Synth 8-3848] Net Decoder_out in module/entity Top_Level_Datapath does not have driver. [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_Datapath' (14#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/Top_Level_Datapath.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Datapath_IP_vDataMemoryInit_v1_0' (15#1) [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/hdl/Datapath_IP_vDataMemoryInit_v1_0.vhd:50]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Read_Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port ReadAddress[0]
WARNING: [Synth 8-3331] design ShiftLeft2 has unconnected port dataIn[31]
WARNING: [Synth 8-3331] design ShiftLeft2 has unconnected port dataIn[30]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[31]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[30]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[29]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[28]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[27]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[26]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[25]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[24]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[23]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[22]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[21]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[20]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[19]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[18]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[17]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[16]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[15]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[14]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[13]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[12]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[11]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[10]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[9]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[8]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[7]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[6]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[5]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[4]
WARNING: [Synth 8-3331] design Top_Level_Datapath has unconnected port Decoder_out[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.254 ; gain = 159.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.254 ; gain = 159.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.254 ; gain = 159.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "Instruction_Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal Register_Memory_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 470.992 ; gain = 182.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Datapath_IP_vDataMemoryInit_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 129 Input     32 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
Module Mux5Bit2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/Datapath_IP_vDataMemoryInit_1.0/src/ALU32Bit.vhd:57]
DSP Report: Generating DSP ALU_out0, operation Mode is: A*B.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: Generating DSP ALU_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: Generating DSP ALU_out0, operation Mode is: A*B.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: Generating DSP ALU_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
DSP Report: operator ALU_out0 is absorbed into DSP ALU_out0.
INFO: [Synth 8-5587] ROM size for "Top_Level_Datapath_Component/Controller_Component/ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3971] The signal Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                      | RTL Object                                                        | Inference | Size (Depth x Width) | Primitives                    | 
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Datapath_IP_vDataMemoryInit_v1_0 | Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
-------NONE-------

Distributed RAM: Final Mapping  Report
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                      | RTL Object                                                        | Inference | Size (Depth x Width) | Primitives                    | 
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+
|Datapath_IP_vDataMemoryInit_v1_0 | Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+---------------------------------+-------------------------------------------------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   183|
|3     |DSP48E1  |     3|
|4     |LUT1     |    28|
|5     |LUT2     |    88|
|6     |LUT3     |   288|
|7     |LUT4     |   174|
|8     |LUT5     |   492|
|9     |LUT6     |   596|
|10    |MUXF7    |    92|
|11    |MUXF8    |    32|
|12    |RAM64M   |   160|
|13    |RAM64X1D |    32|
|14    |RAMB18E1 |     2|
|15    |FDRE     |   179|
|16    |FDSE     |     3|
|17    |IBUF     |    47|
|18    |OBUF     |    81|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------+------+
|      |Instance                                      |Module                                 |Cells |
+------+----------------------------------------------+---------------------------------------+------+
|1     |top                                           |                                       |  2481|
|2     |  Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst |Datapath_IP_vDataMemoryInit_v1_0_S_AXI |   227|
|3     |  Top_Level_Datapath_Component                |Top_Level_Datapath                     |  2124|
|4     |    ALU32Bit_Component                        |ALU32Bit                               |    22|
|5     |    DataMemory_Component                      |DataMemory                             |   416|
|6     |    ProgramCounter_Component                  |ProgramCounter                         |   409|
|7     |    Register_File_Component                   |register_file                          |  1277|
+------+----------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 729.258 ; gain = 440.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 733.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 733.355 ; gain = 457.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 733.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SFG/Datapath_IP_vDataMemoryInit/ip_repo/edit_Datapath_IP_vDataMemoryInit_v1_0.runs/synth_1/Datapath_IP_vDataMemoryInit_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_IP_vDataMemoryInit_v1_0_utilization_synth.rpt -pb Datapath_IP_vDataMemoryInit_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  9 15:32:03 2023...
