/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.62
Hash     : 0cfdb1e
Date     : May 22 2024
Type     : Engineering
Log Time   : Wed May 22 12:06:40 2024 GMT
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:23:11: Cell has missing pin: 'DLY_B'
   23 |         ) dut_multadd (
      |           ^~~~~~~~~~~
                     ... For warning description see https://verilator.org/warn/PINMISSING?v=5.023
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on around source to disable this message.
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:45:19: Cell has missing pin: 'DLY_B'
   45 |                 ) dut_multacc (
      |                   ^~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/DSP_MULTACC_TEST_post_synth.v:1234:5: Cell has missing pin: 'DLY_B'
 1234 |   ) dut_multacc (
      |     ^~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/DSP_MULTACC_TEST_post_synth.v:1256:5: Cell has missing pin: 'DLY_B'
 1256 |   ) dut_multadd (
      |     ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:31: Misleading indentation
  248 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:246:7: ... Expected indentation matching this earlier statement's line:
  246 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:453:32: Misleading indentation
  453 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:451:7: ... Expected indentation matching this earlier statement's line:
  451 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:328:29: Misleading indentation
  328 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:326:5: ... Expected indentation matching this earlier statement's line:
  326 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:38:8: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   38 |  reset <= 1;
      |        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:40:110: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                         : ... This will be executed as a blocking assignment '='!
   40 |  {feedback, acc_fir, shift_right, a, b, load_acc, round, saturate_enable, subtract, unsigned_a, unsigned_b } <= 'd0;
      |                                                                                                              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:41:8: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   41 |  reset <= 0;
      |        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:50:16: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   50 |   feedback     <= $urandom();
      |                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:51:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   51 |   acc_fir     <= $urandom();
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:52:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   52 |   shift_right     <= $urandom();
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:53:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   53 |   a     <= $urandom();
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:54:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   54 |   b     <= $urandom();
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:55:16: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   55 |   load_acc     <= $urandom();
      |                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:56:13: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   56 |   round     <= $urandom();
      |             ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:57:23: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   57 |   saturate_enable     <= $urandom();
      |                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:58:16: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   58 |   subtract     <= $urandom();
      |                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:59:18: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   59 |   unsigned_a     <= $urandom();
      |                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:60:18: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   60 |   unsigned_b     <= $urandom();
      |                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:65:11: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   65 |  feedback <= 7;
      |           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:66:10: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   66 |  acc_fir <= 63;
      |          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:67:14: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   67 |  shift_right <= 63;
      |              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:68:4: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   68 |  a <= 1048575;
      |    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:69:4: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   69 |  b <= 262143;
      |    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:70:11: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   70 |  load_acc <= 1;
      |           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:71:8: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                       : ... This will be executed as a blocking assignment '='!
   71 |  round <= 1;
      |        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:72:18: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   72 |  saturate_enable <= 1;
      |                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:73:11: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   73 |  subtract <= 1;
      |           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:74:13: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   74 |  unsigned_a <= 1;
      |             ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:75:13: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                        : ... This will be executed as a blocking assignment '='!
   75 |  unsigned_b <= 1;
      |             ^~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:10:19: Signal flopped as both synchronous and async: 'co_sim_DSP_MULTACC_TEST.acc_fir'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-SYNCASYNCNET: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/DSP_MULTACC_TEST_post_synth.v:21:14: Signal flopped as both synchronous and async: 'co_sim_DSP_MULTACC_TEST.synth_net.$iopadmap$acc_fir'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_DSP_MULTACC_TEST__ver.d' has modification time 6 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_DSP_MULTACC_TEST.cpp Vco_sim_DSP_MULTACC_TEST___024root__DepSet_h56ac1134__0.cpp Vco_sim_DSP_MULTACC_TEST___024root__DepSet_h87328431__0.cpp Vco_sim_DSP_MULTACC_TEST__main.cpp Vco_sim_DSP_MULTACC_TEST__Trace__0.cpp Vco_sim_DSP_MULTACC_TEST___024root__Slow.cpp Vco_sim_DSP_MULTACC_TEST___024root__DepSet_h56ac1134__0__Slow.cpp Vco_sim_DSP_MULTACC_TEST___024root__DepSet_h87328431__0__Slow.cpp Vco_sim_DSP_MULTACC_TEST__Syms.cpp Vco_sim_DSP_MULTACC_TEST__Trace__0__Slow.cpp Vco_sim_DSP_MULTACC_TEST__TraceDecls__0__Slow.cpp > Vco_sim_DSP_MULTACC_TEST__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_DSP_MULTACC_TEST__ALL.o Vco_sim_DSP_MULTACC_TEST__ALL.cpp
echo "" > Vco_sim_DSP_MULTACC_TEST__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_DSP_MULTACC_TEST__ALL.a Vco_sim_DSP_MULTACC_TEST__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_DSP_MULTACC_TEST__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_DSP_MULTACC_TEST
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_DSP_MULTACC_TEST__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/simulate_gate/obj_dir'
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `verilated_threads.d' has modification time 2.5 s in the future
make: `Vco_sim_DSP_MULTACC_TEST' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/simulate_gate/obj_dir'
make: warning:  Clock skew detected.  Your build may be incomplete.
***Reset Test is applied***
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 8000000 
***Reset Test is ended***
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 10000000 
Data Matched: Actual output: 0, 15300820992, Netlist Output 0, 15300820992, Time: 12000000 
Data Matched: Actual output: 0, 186061522, Netlist Output 0, 186061522, Time: 14000000 
Data Matched: Actual output: 0, 274877895015, Netlist Output 0, 274877895015, Time: 16000000 
Data Matched: Actual output: 274872028256, 274872028256, Netlist Output 274872028256, 274872028256, Time: 18000000 
Data Matched: Actual output: 0, 274877906943, Netlist Output 0, 274877906943, Time: 20000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 22000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 47 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 3562304, Netlist Output 0, 3562304, Time: 24000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 51 which is greater than 43 which serves no function
Data Matched: Actual output: 274877658432, 274877658432, Netlist Output 274877658432, 274877658432, Time: 26000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 28000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
Data Matched: Actual output: 409, 1048576, Netlist Output 409, 1048576, Time: 30000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 53 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 274877906943, Netlist Output 0, 274877906943, Time: 32000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 60 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906942, 274877906942, Netlist Output 274877906942, 274877906942, Time: 34000000 
Data Matched: Actual output: 274877906928, 0, Netlist Output 274877906928, 0, Time: 36000000 
Data Matched: Actual output: 263264206848, 263264206848, Netlist Output 263264206848, 263264206848, Time: 38000000 
Data Matched: Actual output: 274877890239, 274877890239, Netlist Output 274877890239, 274877890239, Time: 40000000 
Data Matched: Actual output: 274877906936, 274877906934, Netlist Output 274877906936, 274877906934, Time: 42000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 44000000 
Data Matched: Actual output: 210976197893, 210989034129, Netlist Output 210976197893, 210989034129, Time: 46000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 58 which is greater than 43 which serves no function
Data Matched: Actual output: 35, 274877906880, Netlist Output 35, 274877906880, Time: 48000000 
Data Matched: Actual output: 15687, 15687, Netlist Output 15687, 15687, Time: 50000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 47 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 47 which is greater than 43 which serves no function
Data Matched: Actual output: 1003996, 0, Netlist Output 1003996, 0, Time: 52000000 
Data Matched: Actual output: 1003996, 274769717504, Netlist Output 1003996, 274769717504, Time: 54000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 56000000 
Data Matched: Actual output: 0, 53, Netlist Output 0, 53, Time: 58000000 
Data Matched: Actual output: 3, 11746279424, Netlist Output 3, 11746279424, Time: 60000000 
Data Matched: Actual output: 0, 274877906943, Netlist Output 0, 274877906943, Time: 62000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 64000000 
Data Matched: Actual output: 265096265728, 265096265728, Netlist Output 265096265728, 265096265728, Time: 66000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 68000000 
Data Matched: Actual output: 0, 438709, Netlist Output 0, 438709, Time: 70000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 72000000 
Data Matched: Actual output: 12526269, 12526269, Netlist Output 12526269, 12526269, Time: 74000000 
Data Matched: Actual output: 274877900259, 1244, Netlist Output 274877900259, 1244, Time: 76000000 
Data Matched: Actual output: 267868307776, 274876311712, Netlist Output 267868307776, 274876311712, Time: 78000000 
Data Matched: Actual output: 274877903601, 1, Netlist Output 274877903601, 1, Time: 80000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 52 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 82000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 84000000 
Data Matched: Actual output: 274877406843, 274877883684, Netlist Output 274877406843, 274877883684, Time: 86000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 88000000 
Data Matched: Actual output: 62370284, 62370284, Netlist Output 62370284, 62370284, Time: 90000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 7796286, 137438953471, Netlist Output 7796286, 137438953471, Time: 92000000 
Data Matched: Actual output: 0, 274877906943, Netlist Output 0, 274877906943, Time: 94000000 
Data Matched: Actual output: 28214528, 28214528, Netlist Output 28214528, 28214528, Time: 96000000 
Data Matched: Actual output: 861, 217, Netlist Output 861, 217, Time: 98000000 
Data Matched: Actual output: 6, 274877906924, Netlist Output 6, 274877906924, Time: 100000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 58 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 58 which is greater than 43 which serves no function
Data Matched: Actual output: 7, 344064, Netlist Output 7, 344064, Time: 102000000 
Data Matched: Actual output: 1763408, 10, Netlist Output 1763408, 10, Time: 104000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 44 which is greater than 43 which serves no function
Data Matched: Actual output: 6398416, 6398416, Netlist Output 6398416, 6398416, Time: 106000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 108000000 
Data Matched: Actual output: 206426865664, 16712537888, Netlist Output 206426865664, 16712537888, Time: 110000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
Data Matched: Actual output: 176362094592, 176362094592, Netlist Output 176362094592, 176362094592, Time: 112000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
Data Matched: Actual output: 262563430400, 0, Netlist Output 262563430400, 0, Time: 114000000 
Data Matched: Actual output: 274877906577, 0, Netlist Output 274877906577, 0, Time: 116000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 118000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 120000000 
Data Matched: Actual output: 0, 25, Netlist Output 0, 25, Time: 122000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 45 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 45 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 45 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 45 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 124000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 6442450944, 6442450944, Netlist Output 6442450944, 6442450944, Time: 126000000 
Data Matched: Actual output: 274877906943, 0, Netlist Output 274877906943, 0, Time: 128000000 
Data Matched: Actual output: 274190434308, 274190434313, Netlist Output 274190434308, 274190434313, Time: 130000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
Data Matched: Actual output: 207769061633, 274877824717, Netlist Output 207769061633, 274877824717, Time: 132000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 50 which is greater than 43 which serves no function
Data Matched: Actual output: 274877571264, 274877849151, Netlist Output 274877571264, 274877849151, Time: 134000000 
Data Matched: Actual output: 137438953472, 2186930, Netlist Output 137438953472, 2186930, Time: 136000000 
Data Matched: Actual output: 274877906891, 274877906891, Netlist Output 274877906891, 274877906891, Time: 138000000 
Data Matched: Actual output: 274877906943, 0, Netlist Output 274877906943, 0, Time: 140000000 
Data Matched: Actual output: 274877906937, 274877836033, Netlist Output 274877906937, 274877836033, Time: 142000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 144000000 
Data Matched: Actual output: 274877901436, 274877901436, Netlist Output 274877901436, 274877901436, Time: 146000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 148000000 
Data Matched: Actual output: 274832785408, 274877903821, Netlist Output 274832785408, 274877903821, Time: 150000000 
Data Matched: Actual output: 274877730688, 274877906595, Netlist Output 274877730688, 274877906595, Time: 152000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 154000000 
Data Matched: Actual output: 428555, 428555, Netlist Output 428555, 428555, Time: 156000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 158000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 59 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 160000000 
Data Matched: Actual output: 274877906943, 0, Netlist Output 274877906943, 0, Time: 162000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 164000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 166000000 
Data Matched: Actual output: 1615527936, 337577984, Netlist Output 1615527936, 337577984, Time: 168000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 170000000 
Data Matched: Actual output: 226422, 137438953472, Netlist Output 226422, 137438953472, Time: 172000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 174000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 49 which is greater than 43 which serves no function
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 176000000 
Data Matched: Actual output: 231304680469, 232078363694, Netlist Output 231304680469, 232078363694, Time: 178000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 180000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 55 which is greater than 43 which serves no function
Data Matched: Actual output: 79456894976, 79456894976, Netlist Output 79456894976, 79456894976, Time: 182000000 
Data Matched: Actual output: 10813440, 0, Netlist Output 10813440, 0, Time: 184000000 
Data Matched: Actual output: 128, 128, Netlist Output 128, 128, Time: 186000000 
Data Matched: Actual output: 65541, 65544, Netlist Output 65541, 65544, Time: 188000000 
Data Matched: Actual output: 369098752, 659237038, Netlist Output 369098752, 659237038, Time: 190000000 
Data Matched: Actual output: 1568946639, 1568946639, Netlist Output 1568946639, 1568946639, Time: 192000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 194000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 54 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 54 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 54 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 54 which is greater than 43 which serves no function
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 196000000 
Data Matched: Actual output: 274877906943, 274877906943, Netlist Output 274877906943, 274877906943, Time: 198000000 
Data Matched: Actual output: 12236029952, 12236029952, Netlist Output 12236029952, 12236029952, Time: 200000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 48 which is greater than 43 which serves no function
Data Matched: Actual output: 274877892256, 274877892256, Netlist Output 274877892256, 274877892256, Time: 202000000 
Data Matched: Actual output: 0, 0, Netlist Output 0, 0, Time: 204000000 
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 46 which is greater than 43 which serves no function
Data Matched: Actual output: 137438953471, 137438953471, Netlist Output 137438953471, 137438953471, Time: 206000000 
Data Matched: Actual output: 0, 8589934592, Netlist Output 0, 8589934592, Time: 208000000 
Data Matched: Actual output: 0, 8589934592, Netlist Output 0, 8589934592, Time: 208000000 
**** All Comparison Matched *** 
		Simulation Passed

WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.golden.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multacc ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance TOP.co_sim_DSP_MULTACC_TEST.synth_net.dut_multadd ACC_FIR input is 63 which is greater than 43 which serves no function
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v:83: Verilog $finish
