Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 27 16:50:19 2025
| Host         : mdxps15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.021        0.000                      0                  613        0.036        0.000                      0                  613        3.750        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.021        0.000                      0                  613        0.036        0.000                      0                  613        3.750        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.702ns (47.202%)  route 3.022ns (52.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.975    10.856    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/o_data_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.702ns (47.202%)  route 3.022ns (52.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.975    10.856    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.702ns (47.202%)  route 3.022ns (52.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.975    10.856    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[37]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[37]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.702ns (47.202%)  route 3.022ns (52.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.975    10.856    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[39]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[39]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 2.702ns (47.202%)  route 3.022ns (52.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.975    10.856    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[47]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X58Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[47]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.702ns (47.614%)  route 2.973ns (52.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.925    10.807    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[11]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.876    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.702ns (47.614%)  route 2.973ns (52.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.925    10.807    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[23]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.876    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.702ns (47.614%)  route 2.973ns (52.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.925    10.807    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[31]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.876    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.702ns (47.614%)  route 2.973ns (52.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.925    10.807    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.856    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[35]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.876    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[35]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.702ns (47.707%)  route 2.962ns (52.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOADO[2]
                         net (fo=2, routed)           1.122     8.707    ezp_uart_rx_inst/fifo_1/o_data[2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.831 f  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_4/O
                         net (fo=2, routed)           0.926     9.757    ezp_uart_rx_inst/fifo_1/mem_reg_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.881 r  ezp_uart_rx_inst/fifo_1/pkt_byte_cnt[3]_i_1/O
                         net (fo=60, routed)          0.914    10.795    ezp_uart_tx_inst/u_ezp_decode/E[0]
    SLICE_X59Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.857    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[17]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.877    ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[17]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMD32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMS32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMS32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ezp_uart_tx_inst/fifo_0/wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.218     1.807    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y38         RAMS32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.962    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y38         RAMS32                                       r  ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.410%)  route 0.191ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.593     1.476    ezp_uart_rx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/Q
                         net (fo=17, routed)          0.191     1.809    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/A3
    SLICE_X64Y38         RAMD32                                       r  ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/WCLK
    SLICE_X64Y38         RAMD32                                       r  ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X64Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.732    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.410%)  route 0.191ns (57.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.593     1.476    ezp_uart_rx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ezp_uart_rx_inst/fifo_0/wr_ptr_reg[3]/Q
                         net (fo=17, routed)          0.191     1.809    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/A3
    SLICE_X64Y38         RAMD32                                       r  ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/WCLK
    SLICE_X64Y38         RAMD32                                       r  ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X64Y38         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.732    ezp_uart_rx_inst/fifo_0/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7    ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7    ezp_uart_rx_inst/fifo_1/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y36   ezp_uart_rx_inst/ezp_encode_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y36   ezp_uart_rx_inst/ezp_encode_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y36   ezp_uart_rx_inst/ezp_encode_0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y36   ezp_uart_rx_inst/ezp_encode_0/checksum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y37   ezp_uart_rx_inst/ezp_encode_0/checksum_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y37   ezp_uart_rx_inst/ezp_encode_0/checksum_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y38   ezp_uart_rx_inst/ezp_encode_0/checksum_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y37   ezp_uart_rx_inst/fifo_0/mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.217ns  (logic 6.490ns (57.854%)  route 4.728ns (42.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.108     8.694    ezp_uart_rx_inst/fifo_1/mem_reg_0[27]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.811    10.629    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.152    10.781 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    12.589    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    16.349 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.349    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 6.439ns (58.321%)  route 4.601ns (41.679%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.108     8.694    ezp_uart_rx_inst/fifo_1/mem_reg_0[27]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.819    10.637    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.146    10.783 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674    12.457    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    16.172 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.172    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 6.233ns (56.507%)  route 4.798ns (43.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.108     8.694    ezp_uart_rx_inst/fifo_1/mem_reg_0[27]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.626    10.444    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.568 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    12.631    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.163 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.163    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 6.442ns (59.076%)  route 4.463ns (40.924%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[1])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.124     8.710    ezp_uart_rx_inst/fifo_1/mem_reg_0[25]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.834 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.464    10.298    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153    10.451 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874    12.326    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    16.037 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.037    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.824ns  (logic 6.231ns (57.566%)  route 4.593ns (42.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.108     8.694    ezp_uart_rx_inst/fifo_1/mem_reg_0[27]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.819    10.637    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.761 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    12.427    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.956 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.956    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.823ns  (logic 6.237ns (57.626%)  route 4.586ns (42.374%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.108     8.694    ezp_uart_rx_inst/fifo_1/mem_reg_0[27]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.811    10.629    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.753 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667    12.420    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.955 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.955    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.715ns  (logic 6.222ns (58.066%)  route 4.493ns (41.934%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.611     5.132    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[1])
                                                      2.454     7.586 f  ezp_uart_rx_inst/fifo_1/mem_reg/DOBDO[1]
                         net (fo=2, routed)           1.124     8.710    ezp_uart_rx_inst/fifo_1/mem_reg_0[25]
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.834 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.464    10.298    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.422 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905    12.327    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.847 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.847    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.960ns  (logic 3.974ns (44.351%)  route 4.986ns (55.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.566     5.087    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/Q
                         net (fo=1, routed)           4.986    10.529    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.047 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.047    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.342ns (59.946%)  route 2.901ns (40.054%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.629     5.150    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  ssd_ctrl_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.039     6.645    ssd_ctrl_inst/digit_idx[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.152     6.797 r  ssd_ctrl_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.660    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.394 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.394    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.313ns (61.300%)  route 2.723ns (38.700%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.629     5.150    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  ssd_ctrl_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.049     6.655    ssd_ctrl_inst/digit_idx[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.805 r  ssd_ctrl_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.479    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.186 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.186    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.410ns (67.049%)  route 0.693ns (32.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.334     1.948    ssd_ctrl_inst/digit_idx[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.993 r  ssd_ctrl_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.351    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.575 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.575    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.386ns (65.560%)  route 0.728ns (34.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.335     1.949    ssd_ctrl_inst/digit_idx[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  ssd_ctrl_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.386    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.587 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.587    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.457ns (68.721%)  route 0.663ns (31.279%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.335     1.949    ssd_ctrl_inst/digit_idx[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.046     1.995 r  ssd_ctrl_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.322    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.592 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.472ns (66.171%)  route 0.753ns (33.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.334     1.948    ssd_ctrl_inst/digit_idx[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.047     1.995 r  ssd_ctrl_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.413    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.697 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.697    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.467ns (59.474%)  route 1.000ns (40.526%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.192     1.805    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.473     2.323    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.368 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.703    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.939 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.939    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.461ns (59.220%)  route 1.006ns (40.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.192     1.805    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.850 f  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.482     2.332    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.377 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.709    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.939 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.939    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.452ns (58.478%)  route 1.031ns (41.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.189     1.802    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     2.271    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.316 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.734    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.955 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.955    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.512ns (60.159%)  route 1.001ns (39.841%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.192     1.805    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.482     2.332    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.048     2.380 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.707    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.985 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.985    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.463ns (57.557%)  route 1.079ns (42.443%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.192     1.805    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.386     2.236    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.281 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.782    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.015 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.015    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.509ns (59.302%)  route 1.035ns (40.698%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    ssd_ctrl_inst/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  ssd_ctrl_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ssd_ctrl_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.189     1.802    ezp_uart_rx_inst/fifo_1/digit_idx[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     2.271    ezp_uart_rx_inst/fifo_1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.049     2.320 r  ezp_uart_rx_inst/fifo_1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.742    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.016 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.016    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_1/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.577ns (19.376%)  route 6.561ns (80.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=230, routed)         5.827     7.279    ezp_uart_rx_inst/fifo_1/rst_IBUF
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.403 r  ezp_uart_rx_inst/fifo_1/mem_reg_i_1/O
                         net (fo=1, routed)           0.735     8.138    ezp_uart_rx_inst/fifo_1/mem_reg_i_1_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.493     4.834    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  ezp_uart_rx_inst/fifo_1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_1/wr_ptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.094ns  (logic 1.453ns (17.949%)  route 6.641ns (82.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.641     8.094    ezp_uart_rx_inst/fifo_1/rst_IBUF
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_1/wr_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.094ns  (logic 1.453ns (17.949%)  route 6.641ns (82.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.641     8.094    ezp_uart_rx_inst/fifo_1/rst_IBUF
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_1/wr_ptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.094ns  (logic 1.453ns (17.949%)  route 6.641ns (82.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.641     8.094    ezp_uart_rx_inst/fifo_1/rst_IBUF
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_rx_inst/fifo_1/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  ezp_uart_rx_inst/fifo_1/wr_ptr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.090ns  (logic 1.453ns (17.959%)  route 6.637ns (82.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.637     8.090    ezp_uart_tx_inst/u_ezp_decode/rst_IBUF
    SLICE_X59Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.090ns  (logic 1.453ns (17.959%)  route 6.637ns (82.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.637     8.090    ezp_uart_tx_inst/u_ezp_decode/rst_IBUF
    SLICE_X59Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_0/o_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.606ns (19.933%)  route 6.450ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=230, routed)         5.827     7.279    ezp_uart_rx_inst/fifo_0/rst_IBUF
    SLICE_X62Y37         LUT2 (Prop_lut2_I1_O)        0.153     7.432 r  ezp_uart_rx_inst/fifo_0/o_data[7]_i_1/O
                         net (fo=8, routed)           0.624     8.056    ezp_uart_rx_inst/fifo_0/o_data[7]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  ezp_uart_rx_inst/fifo_0/o_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516     4.857    ezp_uart_rx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  ezp_uart_rx_inst/fifo_0/o_data_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_rx_inst/fifo_0/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.056ns  (logic 1.606ns (19.933%)  route 6.450ns (80.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=230, routed)         5.827     7.279    ezp_uart_rx_inst/fifo_0/rst_IBUF
    SLICE_X62Y37         LUT2 (Prop_lut2_I1_O)        0.153     7.432 r  ezp_uart_rx_inst/fifo_0/o_data[7]_i_1/O
                         net (fo=8, routed)           0.624     8.056    ezp_uart_rx_inst/fifo_0/o_data[7]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  ezp_uart_rx_inst/fifo_0/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516     4.857    ezp_uart_rx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  ezp_uart_rx_inst/fifo_0/o_data_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.982ns  (logic 1.453ns (18.202%)  route 6.529ns (81.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.529     7.982    ezp_uart_tx_inst/u_ezp_decode/rst_IBUF
    SLICE_X60Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.982ns  (logic 1.453ns (18.202%)  route 6.529ns (81.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=230, routed)         6.529     7.982    ezp_uart_tx_inst/u_ezp_decode/rst_IBUF
    SLICE_X60Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.854    ezp_uart_tx_inst/u_ezp_decode/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ezp_uart_tx_inst/u_ezp_decode/pkt_data_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.221ns (13.427%)  route 1.425ns (86.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.425     1.646    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.830     1.957    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.221ns (13.427%)  route 1.425ns (86.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.425     1.646    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.830     1.957    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.221ns (13.427%)  route 1.425ns (86.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.425     1.646    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.830     1.957    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.221ns (13.339%)  route 1.436ns (86.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.436     1.657    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.221ns (13.339%)  route 1.436ns (86.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.436     1.657    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.221ns (13.339%)  route 1.436ns (86.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.436     1.657    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.221ns (13.339%)  route 1.436ns (86.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.436     1.657    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  ezp_uart_tx_inst/u_uart_tx/clk_count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/FSM_sequential_state_reg[2]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.221ns (13.272%)  route 1.444ns (86.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.444     1.665    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X50Y35         FDSE                                         r  ezp_uart_tx_inst/u_uart_tx/FSM_sequential_state_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X50Y35         FDSE                                         r  ezp_uart_tx_inst/u_uart_tx/FSM_sequential_state_reg[2]_inv/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.221ns (12.713%)  route 1.517ns (87.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.517     1.738    ezp_uart_tx_inst/u_uart_tx/rst_IBUF
    SLICE_X51Y36         FDSE                                         r  ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    ezp_uart_tx_inst/u_uart_tx/clk_IBUF_BUFG
    SLICE_X51Y36         FDSE                                         r  ezp_uart_tx_inst/u_uart_tx/r_tx_data_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ezp_uart_tx_inst/fifo_0/o_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.221ns (11.880%)  route 1.639ns (88.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=230, routed)         1.639     1.860    ezp_uart_tx_inst/fifo_0/rst_IBUF
    SLICE_X50Y37         FDRE                                         r  ezp_uart_tx_inst/fifo_0/o_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.960    ezp_uart_tx_inst/fifo_0/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  ezp_uart_tx_inst/fifo_0/o_valid_reg/C





