
---------- Begin Simulation Statistics ----------
final_tick                               2541871335500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216647                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   216646                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.37                       # Real time elapsed on the host
host_tick_rate                              612447043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195859                       # Number of instructions simulated
sim_ops                                       4195859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011861                       # Number of seconds simulated
sim_ticks                                 11861490500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.377102                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391196                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862100                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81530                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805584                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52940                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278650                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225710                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980512                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65112                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26866                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195859                       # Number of instructions committed
system.cpu.committedOps                       4195859                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.650645                       # CPI: cycles per instruction
system.cpu.discardedOps                        191946                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606991                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451858                       # DTB hits
system.cpu.dtb.data_misses                       7559                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405255                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849279                       # DTB read hits
system.cpu.dtb.read_misses                       6700                       # DTB read misses
system.cpu.dtb.write_accesses                  201736                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602579                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389691                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662272                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16723364                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176971                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978498                       # ITB accesses
system.cpu.itb.fetch_acv                          920                       # ITB acv
system.cpu.itb.fetch_hits                      971534                       # ITB hits
system.cpu.itb.fetch_misses                      6964                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10951820000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8880500      0.07%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17149500      0.14%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887791000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11865641000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902393                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8006041000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3859600000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23709308                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85426      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541375     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839324     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592609     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195859                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6985944                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22771454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22771454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22771454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22771454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116776.687179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116776.687179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116776.687179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116776.687179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13009480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13009480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13009480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13009480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66715.282051                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66715.282051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66715.282051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66715.282051                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22421957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22421957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116781.026042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116781.026042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12809983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12809983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66718.661458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66718.661458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277544                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539440473000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277544                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204846                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204846                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128116                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34810                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86587                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28981                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28981                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40834                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11116800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11116800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6684352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6684785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157407                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002821                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053036                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156963     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157407                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820806529                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375555250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462239750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4467776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2227840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2227840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470027945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376662275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846690220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470027945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470027945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187821252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187821252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187821252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470027945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376662275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034511472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121177                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2305                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5710                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2002162750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4749862750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13662.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32412.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.497778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.294049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.989392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34385     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24380     29.93%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9952     12.22%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4679      5.74%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2315      2.84%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1391      1.71%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          954      1.17%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.399619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.743699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1294     17.68%     17.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5545     75.75%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.26%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6546     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.16%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              483      6.60%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      1.95%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.75%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7606144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11861485500                       # Total gap between requests
system.mem_ctrls.avgGap                      42652.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4435200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7606144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416778650.204204916954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373915908.797465205193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641246898.945794343948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512411250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2237451500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291324994500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28840.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32051.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404127.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313988640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166873740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558940620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308622060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5190706710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183691200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7658919690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.696229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    427797000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11037713500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267635760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142229010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487383540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311722740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5126185560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        238024800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7509278130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.080483                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    565852500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10899658000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11854290500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665063                       # number of overall hits
system.cpu.icache.overall_hits::total         1665063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87178                       # number of overall misses
system.cpu.icache.overall_misses::total         87178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363671000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363671000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363671000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363671000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049752                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049752                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61525.511023                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61525.511023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61525.511023                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61525.511023                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86587                       # number of writebacks
system.cpu.icache.writebacks::total             86587                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276494000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276494000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049752                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049752                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049752                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049752                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60525.522494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60525.522494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60525.522494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60525.522494                       # average overall mshr miss latency
system.cpu.icache.replacements                  86587                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363671000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363671000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61525.511023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61525.511023                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60525.522494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60525.522494                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.466947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3591659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3591659                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312938                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105586                       # number of overall misses
system.cpu.dcache.overall_misses::total        105586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6762531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6762531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6762531000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6762531000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074434                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074434                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64047.610479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64047.610479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64047.610479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64047.610479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34634                       # number of writebacks
system.cpu.dcache.writebacks::total             34634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384226000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384226000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63604.955824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63604.955824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63604.955824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63604.955824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3284350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3284350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66850.193365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66850.193365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2662802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2662802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66680.072119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66680.072119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478181000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478181000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587382                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61608.704124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61608.704124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59369.684428                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59369.684428                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62965000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62965000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70038.932147                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70038.932147                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69038.932147                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69038.932147                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541871335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.457389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.058617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.457389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951451                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935793727500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337602                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   337602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1514.14                       # Real time elapsed on the host
host_tick_rate                              258664455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511178552                       # Number of instructions simulated
sim_ops                                     511178552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391655                       # Number of seconds simulated
sim_ticks                                391655305000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.235563                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20610972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37314677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5527                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            642336                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35481377                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169286                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          983515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           814229                       # Number of indirect misses.
system.cpu.branchPred.lookups                44155426                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  811036                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        61114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506241257                       # Number of instructions committed
system.cpu.committedOps                     506241257                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.546210                       # CPI: cycles per instruction
system.cpu.discardedOps                       1619978                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106463425                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109365173                       # DTB hits
system.cpu.dtb.data_misses                       7353                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90950443                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92553187                       # DTB read hits
system.cpu.dtb.read_misses                       5020                       # DTB read misses
system.cpu.dtb.write_accesses                15512982                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16811986                       # DTB write hits
system.cpu.dtb.write_misses                      2333                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173697831                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221977977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94062680                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17273994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110577836                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646743                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84025031                       # ITB accesses
system.cpu.itb.fetch_acv                          466                       # ITB acv
system.cpu.itb.fetch_hits                    82788852                       # ITB hits
system.cpu.itb.fetch_misses                   1236179                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21258     57.33%     58.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1494      4.03%     62.29% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.16% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.56% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37077                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44471                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8196     34.19%     34.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15235     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23969                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8179     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8179     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16896                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380189845500     97.07%     97.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               248361500      0.06%     97.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               373640500      0.10%     97.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10845683500      2.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391657531000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536856                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704911                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1999                      
system.cpu.kern.mode_good::user                  1997                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2503                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1997                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798642                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887655                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32273224000      8.24%      8.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359306392000     91.74%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77915000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        782755500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154074      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220600427     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712715      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904316     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742778      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429230      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191900      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506241257                       # Class of committed instruction
system.cpu.quiesceCycles                       555110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672177664                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2186353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8451665354                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8451665354                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8451665354                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8451665354                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118104.349492                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118104.349492                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118104.349492                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118104.349492                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           542                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   15                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.133333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4869474808                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4869474808                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4869474808                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4869474808                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68046.489121                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68046.489121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68046.489121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68046.489121                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65596.407960                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65596.407960                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8428430476                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8428430476                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118111.413621                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118111.413621                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4856289930                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4856289930                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68053.390275                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68053.390275                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             808382                       # Transaction distribution
system.membus.trans_dist::WriteReq               2854                       # Transaction distribution
system.membus.trans_dist::WriteResp              2854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311646                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578258                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215335                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215335                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228055                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1734775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1734775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1329617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1339465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3217362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74017024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74017024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43742336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43753960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122338024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1097985                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016800                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1097675     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     310      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1097985                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9139000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5873553822                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2379853250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3059164750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37008512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28364032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65372544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37008512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37008512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19945344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19945344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1021446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311646                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311646                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94492559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72420906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166913465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94492559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94492559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50925760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50925760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50925760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94492559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72420906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217839225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    532650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001264472500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2805159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1021446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     889846                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1021446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   889846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2817                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11871194000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4855070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30077706500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12225.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30975.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       284                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1021446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               889846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    947                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.379933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.215310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.207335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161473     35.36%     35.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147951     32.40%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49388     10.81%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25642      5.61%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15118      3.31%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8418      1.84%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6800      1.49%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4724      1.03%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37187      8.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456701                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.976840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.180916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.721171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50010     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3397      6.29%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           424      0.78%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           64      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           70      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.422012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43324     80.21%     80.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1356      2.51%     82.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7799     14.44%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              810      1.50%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              493      0.91%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.20%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54015                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62144896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3227648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56770240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65372544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56950144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391655305000                       # Total gap between requests
system.mem_ctrls.avgGap                     204916.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34089600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28055296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56770240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87039801.490752175450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71632620.934369832277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144949498.386087208986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       889846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16467503250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13610203250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9417379189250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28477.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30709.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10583156.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1680756000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            893320230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3472324800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2257164540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30917006640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103041966030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63625008480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205887546720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.685581                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164309144500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13078260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214271945750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1580317620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            839939760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3461115000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2373408720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30917006640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107884162770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59547223200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206603173710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.512767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153685941500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13078260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224894769000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1654500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6992000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372711354                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5670500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1506500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              118500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285395.419104                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393629591500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85283414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85283414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85283414                       # number of overall hits
system.cpu.icache.overall_hits::total        85283414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578259                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578259                       # number of overall misses
system.cpu.icache.overall_misses::total        578259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35723036500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35723036500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35723036500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35723036500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85861673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85861673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85861673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85861673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006735                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61776.879391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61776.879391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61776.879391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61776.879391                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578258                       # number of writebacks
system.cpu.icache.writebacks::total            578258                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578259                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578259                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578259                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578259                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35144777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35144777500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35144777500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35144777500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006735                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006735                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60776.879391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60776.879391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60776.879391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60776.879391                       # average overall mshr miss latency
system.cpu.icache.replacements                 578258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85283414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85283414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578259                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35723036500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35723036500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85861673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85861673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61776.879391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61776.879391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578259                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578259                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35144777500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35144777500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60776.879391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60776.879391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85887827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.528558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172301605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172301605                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108316533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108316533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108316533                       # number of overall hits
system.cpu.dcache.overall_hits::total       108316533                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       644370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         644370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       644370                       # number of overall misses
system.cpu.dcache.overall_misses::total        644370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39394460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39394460000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39394460000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39394460000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108960903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108960903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108960903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108960903                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005914                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61136.396791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61136.396791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61136.396791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61136.396791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240286                       # number of writebacks
system.cpu.dcache.writebacks::total            240286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       203056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       203056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       203056                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       203056                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27457054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27457054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27457054500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27457054500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373158500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373158500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62216.595213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62216.595213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62216.595213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62216.595213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75799.004672                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75799.004672                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91981871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91981871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16222830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16222830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92233625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92233625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64439.214471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64439.214471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14519844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14519844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373158500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373158500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64267.856432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64267.856432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180356.935718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180356.935718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       392616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23171630000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23171630000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59018.557573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59018.557573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12937210500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12937210500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60064.955174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60064.955174                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1929                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1929                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145047000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145047000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037469                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037469                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75192.846034                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75192.846034                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1928                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1928                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143057500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037449                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037449                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74199.948133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74199.948133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51010                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51010                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51010                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51010                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393922392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103146803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.738258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218569980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218569980                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947786048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15379172                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 15379118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.86                       # Real time elapsed on the host
host_tick_rate                              354135858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520792263                       # Number of instructions simulated
sim_ops                                     520792263                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011992                       # Number of seconds simulated
sim_ticks                                 11992321000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.557479                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  844708                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1048578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1025283                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20482                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          140489                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120007                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1095459                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26723                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8318                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613711                       # Number of instructions committed
system.cpu.committedOps                       9613711                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.494837                       # CPI: cycles per instruction
system.cpu.discardedOps                         64102                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627585                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1969693                       # DTB hits
system.cpu.dtb.data_misses                       1783                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841416                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1017949                       # DTB read hits
system.cpu.dtb.read_misses                       1219                       # DTB read misses
system.cpu.dtb.write_accesses                  786169                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951744                       # DTB write hits
system.cpu.dtb.write_misses                       564                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997857                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4859865                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1077274                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           970783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8210038                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400828                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2464255                       # ITB accesses
system.cpu.itb.fetch_acv                          143                       # ITB acv
system.cpu.itb.fetch_hits                     2462752                       # ITB hits
system.cpu.itb.fetch_misses                      1503                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3198     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.16%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3639                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5609                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1602     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1820     52.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3440                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1600     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1600     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3218                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11429126500     95.32%     95.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8907000      0.07%     95.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15410500      0.13%     95.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               536712000      4.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11990156000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935465                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 215                      
system.cpu.kern.mode_good::user                   215                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 215                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.628655                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.771993                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2636459000     21.99%     21.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9353697000     78.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23984642                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33259      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584341     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265231      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941368      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33997      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613711                       # Class of committed instruction
system.cpu.tickCycles                        15774604                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32267                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57017                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21270                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9070                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55264                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55264                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21280                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10824                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2722752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2722752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7878656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7879080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10601832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87625                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000959                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030947                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87541     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      84      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87625                       # Request fanout histogram
system.membus.reqLayer0.occupancy              412500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515070500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350131250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112777500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1361472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5591040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1361472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1361472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113528649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352689692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466218341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113528649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113528649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304285384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304285384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304285384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113528649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352689692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770503725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000476806500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78240                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2564                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   418                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    821225500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  423985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2411169250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9684.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28434.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.029656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.858151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.532283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9115     31.36%     31.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7206     24.79%     56.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3189     10.97%     67.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1609      5.54%     72.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          839      2.89%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1151      3.96%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          470      1.62%     81.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      1.37%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5089     17.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29067                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.667400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.051347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.918225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            380      8.36%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3872     85.23%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           158      3.48%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            49      1.08%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            19      0.42%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.131631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.101305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1999     44.00%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.51%     44.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2454     54.02%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      1.28%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5427008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4981056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5591104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5007360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11992324000                       # Total gap between requests
system.mem_ctrls.avgGap                      72416.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1203712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4981056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100373564.049861565232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352166690.668136715889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415353791.813944935799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    612156250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1799013000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288512939500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28774.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27221.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3687537.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115018260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61137450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321521340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208653840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     946545600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4569590820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        756974880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6979442190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.992609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1907878250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9684042750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92527260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49171815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283929240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197613540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     946545600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4514236980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        803588640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6887613075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.335283                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2031303000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9560618000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              327500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               49000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11992321000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2762195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2762195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2762195                       # number of overall hits
system.cpu.icache.overall_hits::total         2762195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21279                       # number of overall misses
system.cpu.icache.overall_misses::total         21279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1308536500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1308536500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1308536500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1308536500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2783474                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2783474                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2783474                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2783474                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61494.266648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61494.266648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61494.266648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61494.266648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21270                       # number of writebacks
system.cpu.icache.writebacks::total             21270                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1287257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1287257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1287257500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1287257500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007645                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007645                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007645                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007645                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60494.266648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60494.266648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60494.266648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60494.266648                       # average overall mshr miss latency
system.cpu.icache.replacements                  21270                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2762195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2762195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1308536500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1308536500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2783474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2783474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61494.266648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61494.266648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1287257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1287257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60494.266648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60494.266648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2789999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.034464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5588227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5588227                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832733                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832733                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122530                       # number of overall misses
system.cpu.dcache.overall_misses::total        122530                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7072073500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7072073500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7072073500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7072073500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57717.077450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57717.077450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57717.077450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57717.077450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57017                       # number of writebacks
system.cpu.dcache.writebacks::total             57017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65754                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3871029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3871029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3871029000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3871029000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35875500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35875500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58871.384250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58871.384250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58871.384250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58871.384250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140138.671875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140138.671875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66087                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    849676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    849676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66908.890464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66908.890464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    702467500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    702467500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35875500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35875500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66971.827629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66971.827629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217427.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217427.272727                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6222397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6222397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945935                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945935                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56654.291593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56654.291593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3168561500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3168561500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57333.963630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57333.963630                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24261000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24261000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.069488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72420.895522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72420.895522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.069488                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069488                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71420.895522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71420.895522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11992321000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7644060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67111                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.901745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3995795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3995795                       # Number of data accesses

---------- End Simulation Statistics   ----------
