; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_relu_threshold_backward_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %9 = shl i32 %8, 3, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = lshr i32 %10, 4, !dbg !12
  %12 = and i32 %11, 7, !dbg !12
  %13 = and i32 %10, 7, !dbg !12
  %14 = or disjoint i32 %9, %12, !dbg !13
  %15 = icmp slt i32 %14, 16, !dbg !14
  %16 = shl i32 %10, 2, !dbg !15
  %17 = and i32 %16, 60, !dbg !15
  %18 = shl i32 %14, 6, !dbg !16
  %19 = or disjoint i32 %18, %17, !dbg !17
  %20 = sext i32 %19 to i64, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !18
  %22 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %21, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #5, !dbg !19
  %23 = extractvalue { i32, i32, i32, i32 } %22, 0, !dbg !19
  %24 = extractvalue { i32, i32, i32, i32 } %22, 1, !dbg !19
  %25 = extractvalue { i32, i32, i32, i32 } %22, 2, !dbg !19
  %26 = extractvalue { i32, i32, i32, i32 } %22, 3, !dbg !19
  %27 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !20
  %28 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !20
  %29 = insertelement <4 x i32> poison, i32 %23, i64 0, !dbg !19
  %30 = insertelement <4 x i32> %29, i32 %24, i64 1, !dbg !19
  %31 = insertelement <4 x i32> %30, i32 %25, i64 2, !dbg !19
  %32 = insertelement <4 x i32> %31, i32 %26, i64 3, !dbg !19
  %33 = bitcast <4 x i32> %32 to <4 x float>, !dbg !19
  %shift = shufflevector <4 x float> %33, <4 x float> poison, <4 x i32> <i32 1, i32 poison, i32 poison, i32 poison>, !dbg !21
  %34 = fadd <4 x float> %shift, %33, !dbg !21
  %shift13 = shufflevector <4 x float> %33, <4 x float> poison, <4 x i32> <i32 2, i32 poison, i32 poison, i32 poison>, !dbg !21
  %35 = fadd <4 x float> %34, %shift13, !dbg !21
  %shift14 = shufflevector <4 x float> %33, <4 x float> poison, <4 x i32> <i32 3, i32 poison, i32 poison, i32 poison>, !dbg !21
  %36 = fadd <4 x float> %35, %shift14, !dbg !21
  %37 = extractelement <4 x float> %36, i64 0, !dbg !21
  %38 = select i1 %15, float %37, float 0.000000e+00, !dbg !21
  %39 = bitcast float %38 to i32, !dbg !26
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %39, i32 8, i32 31), !dbg !26
  %41 = bitcast i32 %40 to float, !dbg !26
  %42 = fadd float %38, %41, !dbg !21
  %43 = bitcast float %42 to i32, !dbg !26
  %44 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %43, i32 4, i32 31), !dbg !26
  %45 = bitcast i32 %44 to float, !dbg !26
  %46 = fadd float %42, %45, !dbg !21
  %47 = bitcast float %46 to i32, !dbg !26
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 2, i32 31), !dbg !26
  %49 = bitcast i32 %48 to float, !dbg !26
  %50 = fadd float %46, %49, !dbg !21
  %51 = bitcast float %50 to i32, !dbg !26
  %52 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %51, i32 1, i32 31), !dbg !26
  %53 = bitcast i32 %52 to float, !dbg !26
  %54 = fadd float %50, %53, !dbg !21
  %55 = bitcast float %54 to <1 x i32>, !dbg !20
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %27, <1 x i32> %55, i1 true) #5, !dbg !20
  tail call void @llvm.nvvm.barrier0(), !dbg !20
  %56 = load float, ptr addrspace(3) %28, align 4, !dbg !20
  %57 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %56, float 6.400000e+01) #5, !dbg !20
  %58 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %54, float 6.400000e+01) #5, !dbg !20
  %59 = insertelement <4 x float> poison, float %58, i64 0, !dbg !27
  %60 = shufflevector <4 x float> %59, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !27
  %61 = fsub <4 x float> %33, %60, !dbg !27
  %62 = fmul <4 x float> %61, %61, !dbg !28
  %63 = fmul <4 x float> %61, %61, !dbg !28
  %64 = fmul <4 x float> %61, %61, !dbg !28
  %65 = fmul <4 x float> %61, %61, !dbg !28
  %shift15 = shufflevector <4 x float> %63, <4 x float> poison, <4 x i32> <i32 1, i32 poison, i32 poison, i32 poison>, !dbg !29
  %66 = fadd <4 x float> %62, %shift15, !dbg !29
  %shift16 = shufflevector <4 x float> %64, <4 x float> poison, <4 x i32> <i32 2, i32 poison, i32 poison, i32 poison>, !dbg !29
  %67 = fadd <4 x float> %shift16, %66, !dbg !29
  %shift17 = shufflevector <4 x float> %65, <4 x float> poison, <4 x i32> <i32 3, i32 poison, i32 poison, i32 poison>, !dbg !29
  %68 = fadd <4 x float> %shift17, %67, !dbg !29
  %69 = extractelement <4 x float> %68, i64 0, !dbg !29
  %70 = select i1 %15, float %69, float 0.000000e+00, !dbg !29
  %71 = bitcast float %70 to i32, !dbg !31
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 8, i32 31), !dbg !31
  %73 = bitcast i32 %72 to float, !dbg !31
  %74 = fadd float %70, %73, !dbg !29
  %75 = bitcast float %74 to i32, !dbg !31
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 4, i32 31), !dbg !31
  %77 = bitcast i32 %76 to float, !dbg !31
  %78 = fadd float %74, %77, !dbg !29
  %79 = bitcast float %78 to i32, !dbg !31
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %79, i32 2, i32 31), !dbg !31
  %81 = bitcast i32 %80 to float, !dbg !31
  %82 = fadd float %78, %81, !dbg !29
  %83 = bitcast float %82 to i32, !dbg !31
  %84 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %83, i32 1, i32 31), !dbg !31
  %85 = bitcast i32 %84 to float, !dbg !31
  %86 = fadd float %82, %85, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %87 = bitcast float %86 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %27, <1 x i32> %87, i1 true) #5, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %88 = load float, ptr addrspace(3) %28, align 4, !dbg !32
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %88, float 6.400000e+01) #5, !dbg !33
  %90 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %86, float 6.400000e+01) #5, !dbg !33
  %91 = fadd float %89, 0x3EE4F8B580000000, !dbg !34
  %92 = fadd float %90, 0x3EE4F8B580000000, !dbg !34
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i = icmp eq i32 %93, 0, !dbg !32
  br i1 %.not.i, label %96, label %94, !dbg !32

94:                                               ; preds = %7
  %95 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %91), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

96:                                               ; preds = %7
  %97 = tail call float @llvm.nvvm.rsqrt.approx.f(float %91), !dbg !32
  br label %__nv_rsqrtf.exit, !dbg !32

__nv_rsqrtf.exit:                                 ; preds = %94, %96
  %.0.i = phi float [ %95, %94 ], [ %97, %96 ], !dbg !32
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i10 = icmp eq i32 %101, 0, !dbg !32
  br i1 %.not.i10, label %104, label %102, !dbg !32

102:                                              ; preds = %__nv_rsqrtf.exit
  %103 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %92), !dbg !32
  br label %__nv_rsqrtf.exit12, !dbg !32

104:                                              ; preds = %__nv_rsqrtf.exit
  %105 = tail call float @llvm.nvvm.rsqrt.approx.f(float %92), !dbg !32
  br label %__nv_rsqrtf.exit12, !dbg !32

__nv_rsqrtf.exit12:                               ; preds = %102, %104
  %.0.i11 = phi float [ %103, %102 ], [ %105, %104 ], !dbg !32
  %106 = or disjoint i32 %9, %13, !dbg !13
  %107 = icmp slt i32 %106, 16, !dbg !14
  %108 = insertelement <4 x float> poison, float %.0.i11, i64 0, !dbg !35
  %109 = shufflevector <4 x float> %108, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !35
  %110 = fmul <4 x float> %61, %109, !dbg !35
  %111 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !36
  %112 = getelementptr i1, ptr addrspace(1) %3, i64 %20, !dbg !37
  %113 = fcmp olt <4 x float> %110, zeroinitializer, !dbg !38
  %114 = select <4 x i1> %113, <4 x float> zeroinitializer, <4 x float> %110, !dbg !42
  %115 = fcmp ole <4 x float> %114, zeroinitializer, !dbg !43
  %bc = bitcast <4 x float> %114 to <4 x i32>, !dbg !44
  %116 = extractelement <4 x i32> %bc, i64 0, !dbg !44
  %bc18 = bitcast <4 x float> %114 to <4 x i32>, !dbg !44
  %117 = extractelement <4 x i32> %bc18, i64 1, !dbg !44
  %bc19 = bitcast <4 x float> %114 to <4 x i32>, !dbg !44
  %118 = extractelement <4 x i32> %bc19, i64 2, !dbg !44
  %bc20 = bitcast <4 x float> %114 to <4 x i32>, !dbg !44
  %119 = extractelement <4 x i32> %bc20, i64 3, !dbg !44
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %116, i32 %117, i32 %118, i32 %119, ptr addrspace(1) %111, i1 %15) #5, !dbg !44
  %120 = zext <4 x i1> %115 to <4 x i8>, !dbg !45
  %121 = bitcast <4 x i8> %120 to i32, !dbg !45
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %121, ptr addrspace(1) %112, i1 %15) #5, !dbg !45
  %122 = sext i32 %106 to i64, !dbg !46
  %123 = getelementptr float, ptr addrspace(1) %4, i64 %122, !dbg !46
  %124 = and i32 %10, 120, !dbg !47
  %125 = icmp eq i32 %124, 0, !dbg !47
  %126 = bitcast float %.0.i to i32, !dbg !47
  %127 = and i1 %125, %107, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %126, ptr addrspace(1) %123, i1 %127) #5, !dbg !47
  %128 = getelementptr float, ptr addrspace(1) %1, i64 %122, !dbg !48
  %129 = bitcast float %57 to i32, !dbg !49
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %129, ptr addrspace(1) %128, i1 %127) #5, !dbg !49
  ret void, !dbg !50
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cg6uksze3d5cfrn4ev2jo23phxmlxnrjoktppbi4myn5m2alrvbv.py", directory: "inductor_cache/g6")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_relu_threshold_backward_2, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_relu_threshold_backward_2, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_relu_threshold_backward_2", linkageName: "triton_per_fused__native_batch_norm_legit_relu_threshold_backward_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 38, scope: !7)
!17 = !DILocation(line: 31, column: 35, scope: !7)
!18 = !DILocation(line: 31, column: 30, scope: !7)
!19 = !DILocation(line: 31, column: 43, scope: !7)
!20 = !DILocation(line: 39, column: 19, scope: !7)
!21 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 36, column: 24, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !25)
!27 = !DILocation(line: 40, column: 19, scope: !7)
!28 = !DILocation(line: 41, column: 20, scope: !7)
!29 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !30)
!30 = !DILocation(line: 44, column: 26, scope: !7)
!31 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !30)
!32 = !DILocation(line: 50, column: 28, scope: !7)
!33 = !DILocation(line: 47, column: 20, scope: !7)
!34 = !DILocation(line: 49, column: 20, scope: !7)
!35 = !DILocation(line: 51, column: 20, scope: !7)
!36 = !DILocation(line: 56, column: 25, scope: !7)
!37 = !DILocation(line: 57, column: 25, scope: !7)
!38 = !DILocation(line: 118, column: 15, scope: !39, inlinedAt: !41)
!39 = distinct !DILexicalBlockFile(scope: !7, file: !40, discriminator: 0)
!40 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!41 = !DILocation(line: 53, column: 42, scope: !7)
!42 = !DILocation(line: 121, column: 29, scope: !39, inlinedAt: !41)
!43 = !DILocation(line: 55, column: 21, scope: !7)
!44 = !DILocation(line: 56, column: 45, scope: !7)
!45 = !DILocation(line: 57, column: 45, scope: !7)
!46 = !DILocation(line: 58, column: 25, scope: !7)
!47 = !DILocation(line: 58, column: 37, scope: !7)
!48 = !DILocation(line: 59, column: 25, scope: !7)
!49 = !DILocation(line: 59, column: 37, scope: !7)
!50 = !DILocation(line: 59, column: 4, scope: !7)
