# MicroBlaze ê¸°ë°˜ AXI4_Lite_Protocol

![alt text](img/AXI_BD.png)

## í”„ë¡œì íŠ¸ ê°œìš”

## ê°œë°œ ì¼ì •

## ê°œë°œ í™˜ê²½

|       | **TOOL** |
| :-----: | :-----: |
| **IDE**   | ![VSCode](https://img.shields.io/badge/VSCode-007ACC?style=for-the-badge&logo=visualstudiocode&logoColor=white) |
| **Language** | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-5C2D91?style=for-the-badge&logoColor=white) ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) |
| **EDA**   | ![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FFB500?style=for-the-badge&logo=xilinx&logoColor=white) ![Vitis]("https://img.shields.io/badge/Vitis-FA2E2E?style=for-the-badge&logo=xilinx&logoColor=white") |

## AXI4_Lite_Protocol

## Memory Map

## Peripheral Block Diagram

## SystemVerilog Verification


## ğŸ“½ï¸ ë™ì‘ì˜ìƒ

