18:43:33 INFO  : Registering command handlers for SDK TCF services
18:43:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\temp_xsdb_launch_script.tcl
18:43:39 INFO  : XSCT server has started successfully.
18:43:39 INFO  : Successfully done setting XSCT server connection channel  
18:43:41 INFO  : Successfully done setting SDK workspace  
18:43:41 INFO  : Processing command line option -hwspec C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf.
10:38:48 INFO  : Registering command handlers for SDK TCF services
10:38:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\temp_xsdb_launch_script.tcl
10:38:53 INFO  : XSCT server has started successfully.
10:38:55 INFO  : Successfully done setting XSCT server connection channel  
10:38:55 INFO  : Successfully done setting SDK workspace  
10:38:55 INFO  : Processing command line option -hwspec C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf.
10:38:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:39:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1695134069512,  Project:1695076116136
10:39:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf.
10:39:01 INFO  : Copied contents of C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:39:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:39:11 INFO  : 
10:39:12 INFO  : Updating hardware inferred compiler options for lab1.
10:39:12 INFO  : Clearing existing target manager status.
11:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:09:55 INFO  : 'jtag frequency' command is executed.
11:09:55 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:09:58 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:58 INFO  : Context for 'APU' is selected.
11:09:58 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:58 INFO  : Context for 'APU' is selected.
11:09:58 INFO  : 'stop' command is executed.
11:10:00 INFO  : 'ps7_init' command is executed.
11:10:00 INFO  : 'ps7_post_config' command is executed.
11:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:10:00 INFO  : Memory regions updated for context APU
11:10:00 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:13:05 ERROR : The Hardware Project referenced by this BSP (lab1_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
11:17:23 INFO  : Disconnected from the channel tcfchan#1.
11:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:17:24 INFO  : 'jtag frequency' command is executed.
11:17:24 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:17:27 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:27 INFO  : Context for 'APU' is selected.
11:17:32 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:32 INFO  : Context for 'APU' is selected.
11:17:32 INFO  : 'stop' command is executed.
11:17:33 INFO  : 'ps7_init' command is executed.
11:17:33 INFO  : 'ps7_post_config' command is executed.
11:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:17:33 INFO  : Memory regions updated for context APU
11:17:33 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:19:21 INFO  : Disconnected from the channel tcfchan#2.
11:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:19:22 INFO  : 'jtag frequency' command is executed.
11:19:22 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:19:25 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:25 INFO  : Context for 'APU' is selected.
11:19:25 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:25 INFO  : Context for 'APU' is selected.
11:19:25 INFO  : 'stop' command is executed.
11:19:26 INFO  : 'ps7_init' command is executed.
11:19:26 INFO  : 'ps7_post_config' command is executed.
11:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:19:26 INFO  : Memory regions updated for context APU
11:19:26 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:20:35 INFO  : Disconnected from the channel tcfchan#3.
11:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:20:36 INFO  : 'jtag frequency' command is executed.
11:20:36 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:20:38 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:39 INFO  : Context for 'APU' is selected.
11:20:39 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:39 INFO  : Context for 'APU' is selected.
11:20:39 INFO  : 'stop' command is executed.
11:20:40 INFO  : 'ps7_init' command is executed.
11:20:40 INFO  : 'ps7_post_config' command is executed.
11:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:20:40 INFO  : Memory regions updated for context APU
11:20:40 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:21:40 INFO  : Disconnected from the channel tcfchan#4.
11:22:37 INFO  : Registering command handlers for SDK TCF services
11:22:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\temp_xsdb_launch_script.tcl
11:22:41 INFO  : XSCT server has started successfully.
11:22:41 INFO  : Successfully done setting XSCT server connection channel  
11:22:41 INFO  : Successfully done setting SDK workspace  
11:22:41 INFO  : Processing command line option -hwspec C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf.
11:22:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:36:44 INFO  : 'jtag frequency' command is executed.
11:36:44 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:36:47 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:47 INFO  : Context for 'APU' is selected.
11:36:47 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:47 INFO  : Context for 'APU' is selected.
11:36:47 INFO  : 'stop' command is executed.
11:36:48 INFO  : 'ps7_init' command is executed.
11:36:48 INFO  : 'ps7_post_config' command is executed.
11:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:36:49 INFO  : Memory regions updated for context APU
11:36:49 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:39:04 INFO  : Disconnected from the channel tcfchan#1.
11:39:35 INFO  : Registering command handlers for SDK TCF services
11:39:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\temp_xsdb_launch_script.tcl
11:39:39 INFO  : XSCT server has started successfully.
11:39:39 INFO  : Successfully done setting XSCT server connection channel  
11:39:39 INFO  : Successfully done setting SDK workspace  
11:39:39 INFO  : Processing command line option -hwspec C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper.hdf.
11:39:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:40:03 INFO  : 'jtag frequency' command is executed.
11:40:03 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:40:06 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:06 INFO  : Context for 'APU' is selected.
11:40:06 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:06 INFO  : Context for 'APU' is selected.
11:40:06 INFO  : 'stop' command is executed.
11:40:07 INFO  : 'ps7_init' command is executed.
11:40:07 INFO  : 'ps7_post_config' command is executed.
11:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:40:07 INFO  : Memory regions updated for context APU
11:40:07 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
11:44:36 INFO  : Disconnected from the channel tcfchan#1.
11:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:44:38 INFO  : 'jtag frequency' command is executed.
11:44:38 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:44:40 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:41 INFO  : Context for 'APU' is selected.
11:44:45 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:46 INFO  : Context for 'APU' is selected.
11:44:46 INFO  : 'stop' command is executed.
11:44:47 INFO  : 'ps7_init' command is executed.
11:44:47 INFO  : 'ps7_post_config' command is executed.
11:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:44:47 INFO  : Memory regions updated for context APU
11:44:47 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_(1).tcl'
11:45:14 INFO  : Disconnected from the channel tcfchan#2.
11:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:45:16 INFO  : 'jtag frequency' command is executed.
11:45:16 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:45:18 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:18 INFO  : Context for 'APU' is selected.
11:45:23 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:23 INFO  : Context for 'APU' is selected.
11:45:23 INFO  : 'stop' command is executed.
11:45:25 INFO  : 'ps7_init' command is executed.
11:45:25 INFO  : 'ps7_post_config' command is executed.
11:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:45:25 INFO  : Memory regions updated for context APU
11:45:25 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_(1).tcl'
11:45:56 INFO  : Disconnected from the channel tcfchan#3.
11:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:45:58 INFO  : 'jtag frequency' command is executed.
11:45:58 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:46:00 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:01 INFO  : Context for 'APU' is selected.
11:46:06 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:06 INFO  : Context for 'APU' is selected.
11:46:06 INFO  : 'stop' command is executed.
11:46:07 INFO  : 'ps7_init' command is executed.
11:46:07 INFO  : 'ps7_post_config' command is executed.
11:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:46:07 INFO  : Memory regions updated for context APU
11:46:07 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_(1).tcl'
11:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:53:05 INFO  : 'jtag frequency' command is executed.
11:53:05 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:53:07 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:08 INFO  : Context for 'APU' is selected.
11:53:08 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:08 INFO  : Context for 'APU' is selected.
11:53:08 INFO  : 'stop' command is executed.
11:53:09 INFO  : 'ps7_init' command is executed.
11:53:09 INFO  : 'ps7_post_config' command is executed.
11:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:10 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:10 INFO  : Memory regions updated for context APU
11:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:10 INFO  : 'con' command is executed.
11:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

11:53:10 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
11:55:46 INFO  : Disconnected from the channel tcfchan#4.
11:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:55:47 INFO  : 'jtag frequency' command is executed.
11:55:47 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:55:50 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:50 INFO  : Context for 'APU' is selected.
11:55:56 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:56 INFO  : Context for 'APU' is selected.
11:55:56 INFO  : 'stop' command is executed.
11:55:57 INFO  : 'ps7_init' command is executed.
11:55:57 INFO  : 'ps7_post_config' command is executed.
11:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:58 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:58 INFO  : Memory regions updated for context APU
11:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:58 INFO  : 'con' command is executed.
11:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

11:55:58 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
11:56:34 INFO  : Disconnected from the channel tcfchan#5.
11:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:56:35 INFO  : 'jtag frequency' command is executed.
11:56:35 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:56:38 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:38 INFO  : Context for 'APU' is selected.
11:56:43 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:43 INFO  : Context for 'APU' is selected.
11:56:43 INFO  : 'stop' command is executed.
11:56:45 INFO  : 'ps7_init' command is executed.
11:56:45 INFO  : 'ps7_post_config' command is executed.
11:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:46 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:46 INFO  : Memory regions updated for context APU
11:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:46 INFO  : 'con' command is executed.
11:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

11:56:46 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
11:57:43 INFO  : Disconnected from the channel tcfchan#6.
11:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
11:57:45 INFO  : 'jtag frequency' command is executed.
11:57:45 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
11:57:47 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:48 INFO  : Context for 'APU' is selected.
11:57:53 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:53 INFO  : Context for 'APU' is selected.
11:57:53 INFO  : 'stop' command is executed.
11:57:54 INFO  : 'ps7_init' command is executed.
11:57:54 INFO  : 'ps7_post_config' command is executed.
11:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:55 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:55 INFO  : Memory regions updated for context APU
11:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:55 INFO  : 'con' command is executed.
11:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

11:57:55 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
12:00:01 INFO  : Disconnected from the channel tcfchan#7.
12:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
12:00:02 INFO  : 'jtag frequency' command is executed.
12:00:02 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
12:00:05 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:05 INFO  : Context for 'APU' is selected.
12:00:10 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:10 INFO  : Context for 'APU' is selected.
12:00:10 INFO  : 'stop' command is executed.
12:00:12 INFO  : 'ps7_init' command is executed.
12:00:12 INFO  : 'ps7_post_config' command is executed.
12:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:13 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:13 INFO  : Memory regions updated for context APU
12:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:13 INFO  : 'con' command is executed.
12:00:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

12:00:13 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
12:01:40 INFO  : Disconnected from the channel tcfchan#8.
12:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
12:01:41 INFO  : 'jtag frequency' command is executed.
12:01:41 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
12:01:44 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:44 INFO  : Context for 'APU' is selected.
12:01:49 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:49 INFO  : Context for 'APU' is selected.
12:01:49 INFO  : 'stop' command is executed.
12:01:51 INFO  : 'ps7_init' command is executed.
12:01:51 INFO  : 'ps7_post_config' command is executed.
12:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:52 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:52 INFO  : Memory regions updated for context APU
12:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:52 INFO  : 'con' command is executed.
12:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

12:01:52 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
12:05:31 INFO  : Disconnected from the channel tcfchan#9.
12:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
12:05:33 INFO  : 'jtag frequency' command is executed.
12:05:33 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
12:05:35 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:35 INFO  : Context for 'APU' is selected.
12:05:40 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:05:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:40 INFO  : Context for 'APU' is selected.
12:05:41 INFO  : 'stop' command is executed.
12:05:42 INFO  : 'ps7_init' command is executed.
12:05:42 INFO  : 'ps7_post_config' command is executed.
12:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:43 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:43 INFO  : Memory regions updated for context APU
12:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:43 INFO  : 'con' command is executed.
12:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

12:05:43 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
12:12:34 INFO  : Disconnected from the channel tcfchan#10.
12:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B844A0A' is selected.
12:12:35 INFO  : 'jtag frequency' command is executed.
12:12:35 INFO  : Sourcing of 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1' command is executed.
12:12:38 INFO  : FPGA configured successfully with bitstream "C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:38 INFO  : Context for 'APU' is selected.
12:12:43 INFO  : Hardware design information is loaded from 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:43 INFO  : Context for 'APU' is selected.
12:12:43 INFO  : 'stop' command is executed.
12:12:44 INFO  : 'ps7_init' command is executed.
12:12:44 INFO  : 'ps7_post_config' command is executed.
12:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:45 INFO  : The application 'C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A" && level==0} -index 1
fpga -file C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
loadhw -hw C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
dow C:/Users/travisallabon/Lab_1_Design_Adder/Lab_1_Design_Adder.sdk/ctestboard/Debug/ctestboard.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:46 INFO  : Memory regions updated for context APU
12:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:46 INFO  : 'con' command is executed.
12:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B844A0A"} -index 0
con
----------------End of Script----------------

12:12:46 INFO  : Launch script is exported to file 'C:\Users\travisallabon\Lab_1_Design_Adder\Lab_1_Design_Adder.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ctestboard.elf_on_local.tcl'
