Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv Line: 49
