

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_97_10'
================================================================
* Date:           Mon Mar 11 09:38:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.714 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  6.660 us|  6.660 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_10  |      257|      257|        18|         16|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 22 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %ii"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc126"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ii_1 = load i5 %ii" [gemm_no_taffoin2.c:97]   --->   Operation 26 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%icmp_ln97 = icmp_eq  i5 %ii_1, i5 16" [gemm_no_taffoin2.c:97]   --->   Operation 27 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln97 = add i5 %ii_1, i5 1" [gemm_no_taffoin2.c:97]   --->   Operation 29 'add' 'add_ln97' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc126.split, void %for.end131.exitStub" [gemm_no_taffoin2.c:97]   --->   Operation 30 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %ii_1" [gemm_no_taffoin2.c:97]   --->   Operation 31 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 32 'getelementptr' 'D_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:101]   --->   Operation 33 'load' 'D_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 34 'getelementptr' 'D_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:101]   --->   Operation 35 'load' 'D_1_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 36 'getelementptr' 'D_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:101]   --->   Operation 37 'load' 'D_2_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 38 'getelementptr' 'D_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:101]   --->   Operation 39 'load' 'D_3_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 40 'getelementptr' 'D_4_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:101]   --->   Operation 41 'load' 'D_4_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 42 'getelementptr' 'D_5_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:101]   --->   Operation 43 'load' 'D_5_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 44 'getelementptr' 'D_6_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:101]   --->   Operation 45 'load' 'D_6_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 46 'getelementptr' 'D_7_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:101]   --->   Operation 47 'load' 'D_7_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 48 'getelementptr' 'D_8_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:101]   --->   Operation 49 'load' 'D_8_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 50 'getelementptr' 'D_9_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:101]   --->   Operation 51 'load' 'D_9_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 52 'getelementptr' 'D_10_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:101]   --->   Operation 53 'load' 'D_10_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 54 'getelementptr' 'D_11_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:101]   --->   Operation 55 'load' 'D_11_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 56 'getelementptr' 'D_12_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:101]   --->   Operation 57 'load' 'D_12_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 58 'getelementptr' 'D_13_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:101]   --->   Operation 59 'load' 'D_13_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 60 'getelementptr' 'D_14_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:101]   --->   Operation 61 'load' 'D_14_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln97" [gemm_no_taffoin2.c:101]   --->   Operation 62 'getelementptr' 'D_15_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:101]   --->   Operation 63 'load' 'D_15_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln97 = store i5 %add_ln97, i5 %ii" [gemm_no_taffoin2.c:97]   --->   Operation 64 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.0>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [gemm_no_taffoin2.c:101]   --->   Operation 65 'load' 'sum_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:101]   --->   Operation 66 'load' 'D_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [2/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %D_load" [gemm_no_taffoin2.c:101]   --->   Operation 67 'fadd' 'sum_1' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:101]   --->   Operation 68 'load' 'D_1_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:101]   --->   Operation 69 'load' 'D_2_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 70 [1/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:101]   --->   Operation 70 'load' 'D_3_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:101]   --->   Operation 71 'load' 'D_4_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:101]   --->   Operation 72 'load' 'D_5_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:101]   --->   Operation 73 'load' 'D_6_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:101]   --->   Operation 74 'load' 'D_7_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:101]   --->   Operation 75 'load' 'D_8_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:101]   --->   Operation 76 'load' 'D_9_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:101]   --->   Operation 77 'load' 'D_10_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:101]   --->   Operation 78 'load' 'D_11_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:101]   --->   Operation 79 'load' 'D_12_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:101]   --->   Operation 80 'load' 'D_13_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:101]   --->   Operation 81 'load' 'D_14_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:101]   --->   Operation 82 'load' 'D_15_load' <Predicate = (!icmp_ln97)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 118 'load' 'sum_load_1' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 25.7>
ST_3 : Operation 83 [1/2] (12.8ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %D_load" [gemm_no_taffoin2.c:101]   --->   Operation 83 'fadd' 'sum_1' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [2/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %D_1_load" [gemm_no_taffoin2.c:101]   --->   Operation 84 'fadd' 'sum_2' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 25.7>
ST_4 : Operation 85 [1/2] (12.8ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %D_1_load" [gemm_no_taffoin2.c:101]   --->   Operation 85 'fadd' 'sum_2' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %D_2_load" [gemm_no_taffoin2.c:101]   --->   Operation 86 'fadd' 'sum_3' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 25.7>
ST_5 : Operation 87 [1/2] (12.8ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %D_2_load" [gemm_no_taffoin2.c:101]   --->   Operation 87 'fadd' 'sum_3' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %D_3_load" [gemm_no_taffoin2.c:101]   --->   Operation 88 'fadd' 'sum_4' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 25.7>
ST_6 : Operation 89 [1/2] (12.8ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %D_3_load" [gemm_no_taffoin2.c:101]   --->   Operation 89 'fadd' 'sum_4' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %D_4_load" [gemm_no_taffoin2.c:101]   --->   Operation 90 'fadd' 'sum_5' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 25.7>
ST_7 : Operation 91 [1/2] (12.8ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %D_4_load" [gemm_no_taffoin2.c:101]   --->   Operation 91 'fadd' 'sum_5' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %D_5_load" [gemm_no_taffoin2.c:101]   --->   Operation 92 'fadd' 'sum_6' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 25.7>
ST_8 : Operation 93 [1/2] (12.8ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %D_5_load" [gemm_no_taffoin2.c:101]   --->   Operation 93 'fadd' 'sum_6' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %D_6_load" [gemm_no_taffoin2.c:101]   --->   Operation 94 'fadd' 'sum_7' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 25.7>
ST_9 : Operation 95 [1/2] (12.8ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %D_6_load" [gemm_no_taffoin2.c:101]   --->   Operation 95 'fadd' 'sum_7' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [2/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %D_7_load" [gemm_no_taffoin2.c:101]   --->   Operation 96 'fadd' 'sum_8' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 25.7>
ST_10 : Operation 97 [1/2] (12.8ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %D_7_load" [gemm_no_taffoin2.c:101]   --->   Operation 97 'fadd' 'sum_8' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [2/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %D_8_load" [gemm_no_taffoin2.c:101]   --->   Operation 98 'fadd' 'sum_9' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 25.7>
ST_11 : Operation 99 [1/2] (12.8ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %D_8_load" [gemm_no_taffoin2.c:101]   --->   Operation 99 'fadd' 'sum_9' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [2/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %D_9_load" [gemm_no_taffoin2.c:101]   --->   Operation 100 'fadd' 'sum_10' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 25.7>
ST_12 : Operation 101 [1/2] (12.8ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %D_9_load" [gemm_no_taffoin2.c:101]   --->   Operation 101 'fadd' 'sum_10' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [2/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %D_10_load" [gemm_no_taffoin2.c:101]   --->   Operation 102 'fadd' 'sum_11' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 25.7>
ST_13 : Operation 103 [1/2] (12.8ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %D_10_load" [gemm_no_taffoin2.c:101]   --->   Operation 103 'fadd' 'sum_11' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [2/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %D_11_load" [gemm_no_taffoin2.c:101]   --->   Operation 104 'fadd' 'sum_12' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 25.7>
ST_14 : Operation 105 [1/2] (12.8ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %D_11_load" [gemm_no_taffoin2.c:101]   --->   Operation 105 'fadd' 'sum_12' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [2/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %D_12_load" [gemm_no_taffoin2.c:101]   --->   Operation 106 'fadd' 'sum_13' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 25.7>
ST_15 : Operation 107 [1/2] (12.8ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %D_12_load" [gemm_no_taffoin2.c:101]   --->   Operation 107 'fadd' 'sum_13' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [2/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %D_13_load" [gemm_no_taffoin2.c:101]   --->   Operation 108 'fadd' 'sum_14' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 25.7>
ST_16 : Operation 109 [1/2] (12.8ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %D_13_load" [gemm_no_taffoin2.c:101]   --->   Operation 109 'fadd' 'sum_14' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [2/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %D_14_load" [gemm_no_taffoin2.c:101]   --->   Operation 110 'fadd' 'sum_15' <Predicate = (!icmp_ln97)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 25.7>
ST_17 : Operation 111 [1/2] (12.8ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %D_14_load" [gemm_no_taffoin2.c:101]   --->   Operation 111 'fadd' 'sum_15' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [2/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %D_15_load" [gemm_no_taffoin2.c:101]   --->   Operation 112 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 13.7>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [gemm_no_taffoin2.c:99]   --->   Operation 113 'specpipeline' 'specpipeline_ln99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [gemm_no_taffoin2.c:76]   --->   Operation 114 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/2] (12.8ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %D_15_load" [gemm_no_taffoin2.c:101]   --->   Operation 115 'fadd' 'sum_16' <Predicate = true> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.84ns)   --->   "%store_ln97 = store i32 %sum_16, i32 %sum" [gemm_no_taffoin2.c:97]   --->   Operation 116 'store' 'store_ln97' <Predicate = true> <Delay = 0.84>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc126" [gemm_no_taffoin2.c:97]   --->   Operation 117 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum               (alloca           ) [ 0111111111111111111]
ii                (alloca           ) [ 0100000000000000000]
store_ln0         (store            ) [ 0000000000000000000]
store_ln0         (store            ) [ 0000000000000000000]
br_ln0            (br               ) [ 0000000000000000000]
ii_1              (load             ) [ 0000000000000000000]
icmp_ln97         (icmp             ) [ 0111111111111111100]
empty             (speclooptripcount) [ 0000000000000000000]
add_ln97          (add              ) [ 0000000000000000000]
br_ln97           (br               ) [ 0000000000000000000]
zext_ln97         (zext             ) [ 0000000000000000000]
D_addr            (getelementptr    ) [ 0010000000000000000]
D_1_addr          (getelementptr    ) [ 0010000000000000000]
D_2_addr          (getelementptr    ) [ 0010000000000000000]
D_3_addr          (getelementptr    ) [ 0010000000000000000]
D_4_addr          (getelementptr    ) [ 0010000000000000000]
D_5_addr          (getelementptr    ) [ 0010000000000000000]
D_6_addr          (getelementptr    ) [ 0010000000000000000]
D_7_addr          (getelementptr    ) [ 0010000000000000000]
D_8_addr          (getelementptr    ) [ 0010000000000000000]
D_9_addr          (getelementptr    ) [ 0010000000000000000]
D_10_addr         (getelementptr    ) [ 0010000000000000000]
D_11_addr         (getelementptr    ) [ 0010000000000000000]
D_12_addr         (getelementptr    ) [ 0010000000000000000]
D_13_addr         (getelementptr    ) [ 0010000000000000000]
D_14_addr         (getelementptr    ) [ 0010000000000000000]
D_15_addr         (getelementptr    ) [ 0010000000000000000]
store_ln97        (store            ) [ 0000000000000000000]
sum_load          (load             ) [ 0001000000000000000]
D_load            (load             ) [ 0001000000000000000]
D_1_load          (load             ) [ 0001100000000000000]
D_2_load          (load             ) [ 0001110000000000000]
D_3_load          (load             ) [ 0001111000000000000]
D_4_load          (load             ) [ 0001111100000000000]
D_5_load          (load             ) [ 0001111110000000000]
D_6_load          (load             ) [ 0001111111000000000]
D_7_load          (load             ) [ 0001111111100000000]
D_8_load          (load             ) [ 0001111111110000000]
D_9_load          (load             ) [ 0001111111111000000]
D_10_load         (load             ) [ 0001111111111100000]
D_11_load         (load             ) [ 0001111111111110000]
D_12_load         (load             ) [ 0001111111111111000]
D_13_load         (load             ) [ 0001111111111111100]
D_14_load         (load             ) [ 0101111111111111110]
D_15_load         (load             ) [ 0111111111111111111]
sum_1             (fadd             ) [ 0000100000000000000]
sum_2             (fadd             ) [ 0000010000000000000]
sum_3             (fadd             ) [ 0000001000000000000]
sum_4             (fadd             ) [ 0000000100000000000]
sum_5             (fadd             ) [ 0000000010000000000]
sum_6             (fadd             ) [ 0000000001000000000]
sum_7             (fadd             ) [ 0000000000100000000]
sum_8             (fadd             ) [ 0000000000010000000]
sum_9             (fadd             ) [ 0000000000001000000]
sum_10            (fadd             ) [ 0000000000000100000]
sum_11            (fadd             ) [ 0000000000000010000]
sum_12            (fadd             ) [ 0000000000000001000]
sum_13            (fadd             ) [ 0000000000000000100]
sum_14            (fadd             ) [ 0100000000000000010]
sum_15            (fadd             ) [ 0010000000000000001]
specpipeline_ln99 (specpipeline     ) [ 0000000000000000000]
specloopname_ln76 (specloopname     ) [ 0000000000000000000]
sum_16            (fadd             ) [ 0000000000000000000]
store_ln97        (store            ) [ 0000000000000000000]
br_ln97           (br               ) [ 0000000000000000000]
sum_load_1        (load             ) [ 0000000000000000000]
write_ln0         (write            ) [ 0000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="D_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="D_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="D_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="D_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="D_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="D_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="D_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="D_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="D_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="D_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sum_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="sum_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ii_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="D_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="D_1_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_1_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_1_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="D_2_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_2_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_2_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="D_3_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_3_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_3_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="D_4_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_4_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_4_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="D_5_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_5_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_5_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="D_6_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_6_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_6_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="D_7_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_7_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_7_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="D_8_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_8_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_8_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="D_9_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_9_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_9_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="D_10_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_10_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_10_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="D_11_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_11_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_11_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="D_12_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_12_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_12_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="D_13_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_13_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_13_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="D_14_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_14_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_14_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="D_15_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_15_addr/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_15_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/2 sum_2/3 sum_3/4 sum_4/5 sum_5/6 sum_6/7 sum_7/8 sum_8/9 sum_9/10 sum_10/11 sum_11/12 sum_12/13 sum_13/14 sum_14/15 sum_15/16 sum_16/17 "/>
</bind>
</comp>

<comp id="291" class="1005" name="reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 sum_2 sum_3 sum_4 sum_5 sum_6 sum_7 sum_8 sum_9 sum_10 sum_11 sum_12 sum_13 sum_14 sum_15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ii_1_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln97_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln97_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln97_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln97_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sum_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln97_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="17"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/18 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sum_load_1_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="sum_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="367" class="1005" name="ii_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="374" class="1005" name="icmp_ln97_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="378" class="1005" name="D_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="D_1_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_1_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="D_2_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_2_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="D_3_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_3_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="D_4_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_4_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="D_5_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_5_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="D_6_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_6_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="D_7_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_7_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="D_8_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_8_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="D_9_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_9_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="D_10_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_10_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="D_11_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_11_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="D_12_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="1"/>
<pin id="440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_12_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="D_13_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_13_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="D_14_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_14_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="D_15_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="D_15_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="sum_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="D_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="D_1_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_1_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="D_2_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="D_2_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="D_3_load_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="D_3_load "/>
</bind>
</comp>

<comp id="483" class="1005" name="D_4_load_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="4"/>
<pin id="485" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_4_load "/>
</bind>
</comp>

<comp id="488" class="1005" name="D_5_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="5"/>
<pin id="490" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="D_5_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="D_6_load_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="6"/>
<pin id="495" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="D_6_load "/>
</bind>
</comp>

<comp id="498" class="1005" name="D_7_load_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="7"/>
<pin id="500" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="D_7_load "/>
</bind>
</comp>

<comp id="503" class="1005" name="D_8_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="8"/>
<pin id="505" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="D_8_load "/>
</bind>
</comp>

<comp id="508" class="1005" name="D_9_load_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="9"/>
<pin id="510" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="D_9_load "/>
</bind>
</comp>

<comp id="513" class="1005" name="D_10_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="10"/>
<pin id="515" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="D_10_load "/>
</bind>
</comp>

<comp id="518" class="1005" name="D_11_load_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="11"/>
<pin id="520" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="D_11_load "/>
</bind>
</comp>

<comp id="523" class="1005" name="D_12_load_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="12"/>
<pin id="525" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="D_12_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="D_13_load_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="13"/>
<pin id="530" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="D_13_load "/>
</bind>
</comp>

<comp id="533" class="1005" name="D_14_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="14"/>
<pin id="535" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="D_14_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="D_15_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="15"/>
<pin id="540" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="D_15_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="84" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="306" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="333"><net_src comp="321" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="335"><net_src comp="321" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="336"><net_src comp="321" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="337"><net_src comp="321" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="338"><net_src comp="321" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="339"><net_src comp="321" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="340"><net_src comp="321" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="345"><net_src comp="315" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="354"><net_src comp="285" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="362"><net_src comp="62" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="370"><net_src comp="66" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="377"><net_src comp="309" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="77" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="386"><net_src comp="90" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="391"><net_src comp="103" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="396"><net_src comp="116" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="401"><net_src comp="129" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="406"><net_src comp="142" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="411"><net_src comp="155" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="416"><net_src comp="168" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="421"><net_src comp="181" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="426"><net_src comp="194" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="431"><net_src comp="207" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="436"><net_src comp="220" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="441"><net_src comp="233" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="446"><net_src comp="246" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="451"><net_src comp="259" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="456"><net_src comp="272" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="461"><net_src comp="346" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="466"><net_src comp="84" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="471"><net_src comp="97" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="476"><net_src comp="110" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="481"><net_src comp="123" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="486"><net_src comp="136" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="491"><net_src comp="149" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="496"><net_src comp="162" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="501"><net_src comp="175" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="506"><net_src comp="188" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="511"><net_src comp="201" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="516"><net_src comp="214" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="521"><net_src comp="227" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="526"><net_src comp="240" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="531"><net_src comp="253" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="536"><net_src comp="266" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="541"><net_src comp="279" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="285" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {2 }
 - Input state : 
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_1 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_2 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_3 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_4 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_5 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_6 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_7 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_8 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_9 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_10 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_11 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_12 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_13 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_14 | {1 2 }
	Port: mm_Pipeline_VITIS_LOOP_97_10 : D_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		ii_1 : 1
		icmp_ln97 : 2
		add_ln97 : 2
		br_ln97 : 3
		zext_ln97 : 2
		D_addr : 3
		D_load : 4
		D_1_addr : 3
		D_1_load : 4
		D_2_addr : 3
		D_2_load : 4
		D_3_addr : 3
		D_3_load : 4
		D_4_addr : 3
		D_4_load : 4
		D_5_addr : 3
		D_5_load : 4
		D_6_addr : 3
		D_6_load : 4
		D_7_addr : 3
		D_7_load : 4
		D_8_addr : 3
		D_8_load : 4
		D_9_addr : 3
		D_9_load : 4
		D_10_addr : 3
		D_10_load : 4
		D_11_addr : 3
		D_11_load : 4
		D_12_addr : 3
		D_12_load : 4
		D_13_addr : 3
		D_13_load : 4
		D_14_addr : 3
		D_14_load : 4
		D_15_addr : 3
		D_15_load : 4
		store_ln97 : 3
	State 2
		sum_1 : 1
		write_ln0 : 1
	State 3
		sum_2 : 1
	State 4
		sum_3 : 1
	State 5
		sum_4 : 1
	State 6
		sum_5 : 1
	State 7
		sum_6 : 1
	State 8
		sum_7 : 1
	State 9
		sum_8 : 1
	State 10
		sum_9 : 1
	State 11
		sum_10 : 1
	State 12
		sum_11 : 1
	State 13
		sum_12 : 1
	State 14
		sum_13 : 1
	State 15
		sum_14 : 1
	State 16
		sum_15 : 1
	State 17
		sum_16 : 1
	State 18
		store_ln97 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_285      |    0    |   128   |   375   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln97_fu_315    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln97_fu_309   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_70 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln97_fu_321   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |   128   |   397   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|D_10_addr_reg_428|    4   |
|D_10_load_reg_513|   32   |
|D_11_addr_reg_433|    4   |
|D_11_load_reg_518|   32   |
|D_12_addr_reg_438|    4   |
|D_12_load_reg_523|   32   |
|D_13_addr_reg_443|    4   |
|D_13_load_reg_528|   32   |
|D_14_addr_reg_448|    4   |
|D_14_load_reg_533|   32   |
|D_15_addr_reg_453|    4   |
|D_15_load_reg_538|   32   |
| D_1_addr_reg_383|    4   |
| D_1_load_reg_468|   32   |
| D_2_addr_reg_388|    4   |
| D_2_load_reg_473|   32   |
| D_3_addr_reg_393|    4   |
| D_3_load_reg_478|   32   |
| D_4_addr_reg_398|    4   |
| D_4_load_reg_483|   32   |
| D_5_addr_reg_403|    4   |
| D_5_load_reg_488|   32   |
| D_6_addr_reg_408|    4   |
| D_6_load_reg_493|   32   |
| D_7_addr_reg_413|    4   |
| D_7_load_reg_498|   32   |
| D_8_addr_reg_418|    4   |
| D_8_load_reg_503|   32   |
| D_9_addr_reg_423|    4   |
| D_9_load_reg_508|   32   |
|  D_addr_reg_378 |    4   |
|  D_load_reg_463 |   32   |
|icmp_ln97_reg_374|    1   |
|    ii_reg_367   |    5   |
|     reg_291     |   32   |
| sum_load_reg_458|   32   |
|   sum_reg_359   |   32   |
+-----------------+--------+
|      Total      |   678  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_266 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_285    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_285    |  p1  |  17  |  32  |   544  ||    81   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   800  || 15.7773 ||   242   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   128  |   397  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   242  |
|  Register |    -   |    -   |   678  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   15   |   806  |   639  |
+-----------+--------+--------+--------+--------+
