|mips
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK
clock => jal_address[0].CLK
clock => jal_address[1].CLK
clock => jal_address[2].CLK
clock => jal_address[3].CLK
clock => jal_address[4].CLK
clock => jal_address[5].CLK
clock => jal_address[6].CLK
clock => jal_address[7].CLK
clock => jal_address[8].CLK
clock => jal_address[9].CLK
clock => jal_address[10].CLK
clock => jal_address[11].CLK
clock => jal_address[12].CLK
clock => jal_address[13].CLK
clock => jal_address[14].CLK
clock => jal_address[15].CLK
clock => jal_address[16].CLK
clock => jal_address[17].CLK
clock => jal_address[18].CLK
clock => jal_address[19].CLK
clock => jal_address[20].CLK
clock => jal_address[21].CLK
clock => jal_address[22].CLK
clock => jal_address[23].CLK
clock => jal_address[24].CLK
clock => jal_address[25].CLK
clock => jal_address[26].CLK
clock => jal_address[27].CLK
clock => jal_address[28].CLK
clock => jal_address[29].CLK
clock => jal_address[30].CLK
clock => jal_address[31].CLK
clock => anddd.IN1
clock => and3.IN1


|mips|cla_level2_32bit:pc_adder
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:pc_adder|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|instruction_block:instruction_memory
instruction[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => Decoder0.IN4
pc[2] => Decoder1.IN3
pc[3] => Decoder0.IN3
pc[3] => Decoder1.IN2
pc[4] => Decoder0.IN2
pc[4] => Decoder1.IN1
pc[5] => Decoder0.IN1
pc[6] => Decoder0.IN0
pc[6] => Decoder1.IN0
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~


|mips|control_unit:cu
regDst <= is_r_type.DB_MAX_OUTPUT_PORT_TYPE
branch <= is_branch.DB_MAX_OUTPUT_PORT_TYPE
memRead <= is_memRead.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= is_memWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= or4.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= is_regWrite.DB_MAX_OUTPUT_PORT_TYPE
jump <= is_jump.DB_MAX_OUTPUT_PORT_TYPE
byteOperations <= is_byteOperation.DB_MAX_OUTPUT_PORT_TYPE
move <= is_move.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => is_subi.IN0
opcode[0] => is_ori.IN0
opcode[0] => is_lb.IN0
opcode[0] => is_sb.IN0
opcode[0] => is_slti.IN0
opcode[0] => is_beq.IN0
opcode[0] => is_bne.IN0
opcode[0] => is_jal.IN0
opcode[0] => is_addi.IN0
opcode[0] => is_andi.IN0
opcode[0] => is_lw.IN0
opcode[0] => is_sw.IN0
opcode[0] => is_j.IN0
opcode[0] => is_move.IN0
opcode[0] => is_r_type.IN0
opcode[1] => is_addi.IN1
opcode[1] => is_subi.IN1
opcode[1] => is_slti.IN1
opcode[1] => is_beq.IN1
opcode[1] => is_bne.IN1
opcode[1] => is_andi.IN1
opcode[1] => is_ori.IN1
opcode[1] => is_lw.IN1
opcode[1] => is_sw.IN1
opcode[1] => is_lb.IN1
opcode[1] => is_sb.IN1
opcode[1] => is_j.IN1
opcode[1] => is_jal.IN1
opcode[1] => is_move.IN1
opcode[1] => is_r_type.IN1
opcode[2] => is_andi.IN2
opcode[2] => is_ori.IN2
opcode[2] => is_slti.IN2
opcode[2] => is_bne.IN2
opcode[2] => is_addi.IN2
opcode[2] => is_subi.IN2
opcode[2] => is_lw.IN2
opcode[2] => is_sw.IN2
opcode[2] => is_lb.IN2
opcode[2] => is_sb.IN2
opcode[2] => is_beq.IN2
opcode[2] => is_j.IN2
opcode[2] => is_jal.IN2
opcode[2] => is_move.IN2
opcode[2] => is_r_type.IN2
opcode[3] => is_lw.IN3
opcode[3] => is_lb.IN3
opcode[3] => is_j.IN3
opcode[3] => is_jal.IN3
opcode[3] => is_addi.IN3
opcode[3] => is_subi.IN3
opcode[3] => is_andi.IN3
opcode[3] => is_ori.IN3
opcode[3] => is_sw.IN3
opcode[3] => is_sb.IN3
opcode[3] => is_slti.IN3
opcode[3] => is_beq.IN3
opcode[3] => is_bne.IN3
opcode[3] => is_move.IN3
opcode[3] => is_r_type.IN3
opcode[4] => is_sw.IN4
opcode[4] => is_sb.IN4
opcode[4] => is_j.IN4
opcode[4] => is_jal.IN4
opcode[4] => is_addi.IN4
opcode[4] => is_subi.IN4
opcode[4] => is_andi.IN4
opcode[4] => is_ori.IN4
opcode[4] => is_lw.IN4
opcode[4] => is_lb.IN4
opcode[4] => is_slti.IN4
opcode[4] => is_beq.IN4
opcode[4] => is_bne.IN4
opcode[4] => is_move.IN4
opcode[4] => is_r_type.IN4
opcode[5] => is_beq.IN5
opcode[5] => is_bne.IN5
opcode[5] => is_j.IN5
opcode[5] => is_jal.IN5
opcode[5] => is_move.IN5
opcode[5] => is_addi.IN5
opcode[5] => is_subi.IN5
opcode[5] => is_andi.IN5
opcode[5] => is_ori.IN5
opcode[5] => is_lw.IN5
opcode[5] => is_sw.IN5
opcode[5] => is_lb.IN5
opcode[5] => is_sb.IN5
opcode[5] => is_slti.IN5
opcode[5] => is_r_type.IN5


|mips|mux_5bit:regDst_mux1
res[0] <= or_5bit:or65.port0
res[1] <= or_5bit:or65.port0
res[2] <= or_5bit:or65.port0
res[3] <= or_5bit:or65.port0
res[4] <= or_5bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1


|mips|mux_5bit:regDst_mux1|and_5bit:and1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|mux_5bit:regDst_mux1|and_5bit:and2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|mux_5bit:regDst_mux1|or_5bit:or65
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|mux_5bit:regDst_mux2
res[0] <= or_5bit:or65.port0
res[1] <= or_5bit:or65.port0
res[2] <= or_5bit:or65.port0
res[3] <= or_5bit:or65.port0
res[4] <= or_5bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1


|mips|mux_5bit:regDst_mux2|and_5bit:and1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|mux_5bit:regDst_mux2|and_5bit:and2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|mux_5bit:regDst_mux2|or_5bit:or65
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= t0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in1[4] => t0.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1
in2[4] => t0.IN1


|mips|register_block:registers
read_data1[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= <GND>
read_data1[4] <= <GND>
read_data1[5] <= <GND>
read_data1[6] <= <GND>
read_data1[7] <= <GND>
read_data1[8] <= <GND>
read_data1[9] <= <GND>
read_data1[10] <= <GND>
read_data1[11] <= <GND>
read_data1[12] <= <GND>
read_data1[13] <= <GND>
read_data1[14] <= <GND>
read_data1[15] <= <GND>
read_data1[16] <= <GND>
read_data1[17] <= <GND>
read_data1[18] <= <GND>
read_data1[19] <= <GND>
read_data1[20] <= <GND>
read_data1[21] <= <GND>
read_data1[22] <= <GND>
read_data1[23] <= <GND>
read_data1[24] <= <GND>
read_data1[25] <= <GND>
read_data1[26] <= <GND>
read_data1[27] <= <GND>
read_data1[28] <= <GND>
read_data1[29] <= <GND>
read_data1[30] <= <GND>
read_data1[31] <= <GND>
read_data2[0] <= read_data2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= read_data2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= read_data2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= <GND>
read_data2[4] <= <GND>
read_data2[5] <= <GND>
read_data2[6] <= <GND>
read_data2[7] <= <GND>
read_data2[8] <= <GND>
read_data2[9] <= <GND>
read_data2[10] <= <GND>
read_data2[11] <= <GND>
read_data2[12] <= <GND>
read_data2[13] <= <GND>
read_data2[14] <= <GND>
read_data2[15] <= <GND>
read_data2[16] <= <GND>
read_data2[17] <= <GND>
read_data2[18] <= <GND>
read_data2[19] <= <GND>
read_data2[20] <= <GND>
read_data2[21] <= <GND>
read_data2[22] <= <GND>
read_data2[23] <= <GND>
read_data2[24] <= <GND>
read_data2[25] <= <GND>
read_data2[26] <= <GND>
read_data2[27] <= <GND>
read_data2[28] <= <GND>
read_data2[29] <= <GND>
read_data2[30] <= <GND>
read_data2[31] <= <GND>
byteOperations => read_data2[2]$latch.LATCH_ENABLE
byteOperations => read_data2[1]$latch.LATCH_ENABLE
byteOperations => read_data2[0]$latch.LATCH_ENABLE
write_data[0] => ~NO_FANOUT~
write_data[1] => ~NO_FANOUT~
write_data[2] => ~NO_FANOUT~
write_data[3] => ~NO_FANOUT~
write_data[4] => ~NO_FANOUT~
write_data[5] => ~NO_FANOUT~
write_data[6] => ~NO_FANOUT~
write_data[7] => ~NO_FANOUT~
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_reg1[0] => Decoder0.IN4
read_reg1[1] => Decoder0.IN3
read_reg1[2] => Decoder0.IN2
read_reg1[3] => Decoder0.IN1
read_reg1[4] => Decoder0.IN0
read_reg2[0] => Decoder1.IN4
read_reg2[1] => Decoder1.IN3
read_reg2[2] => Decoder1.IN2
read_reg2[3] => Decoder1.IN1
read_reg2[4] => Decoder1.IN0
write_reg[0] => ~NO_FANOUT~
write_reg[1] => ~NO_FANOUT~
write_reg[2] => ~NO_FANOUT~
write_reg[3] => ~NO_FANOUT~
write_reg[4] => ~NO_FANOUT~
regWrite => ~NO_FANOUT~


|mips|alu_control:alu_control_unit
alu_ctr[0] <= or3.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= or1.DB_MAX_OUTPUT_PORT_TYPE
function_code[0] => and9.IN0
function_code[0] => xor1.IN0
function_code[1] => and4.IN1
function_code[1] => xor1.IN1
function_code[2] => and9.IN1
function_code[3] => ~NO_FANOUT~
function_code[4] => ~NO_FANOUT~
function_code[5] => ~NO_FANOUT~
ALUop[0] => and2.IN1
ALUop[0] => and7.IN1
ALUop[1] => and1.IN0
ALUop[1] => and5.IN1
ALUop[2] => and1.IN1
ALUop[2] => and3.IN1


|mips|sign_extend:sign_ext
sign_ext_imm[0] <= or_16bit:or16bit.port0
sign_ext_imm[1] <= or_16bit:or16bit.port0
sign_ext_imm[2] <= or_16bit:or16bit.port0
sign_ext_imm[3] <= or_16bit:or16bit.port0
sign_ext_imm[4] <= or_16bit:or16bit.port0
sign_ext_imm[5] <= or_16bit:or16bit.port0
sign_ext_imm[6] <= or_16bit:or16bit.port0
sign_ext_imm[7] <= or_16bit:or16bit.port0
sign_ext_imm[8] <= or_16bit:or16bit.port0
sign_ext_imm[9] <= or_16bit:or16bit.port0
sign_ext_imm[10] <= or_16bit:or16bit.port0
sign_ext_imm[11] <= or_16bit:or16bit.port0
sign_ext_imm[12] <= or_16bit:or16bit.port0
sign_ext_imm[13] <= or_16bit:or16bit.port0
sign_ext_imm[14] <= or_16bit:or16bit.port0
sign_ext_imm[15] <= or_16bit:or16bit.port0
sign_ext_imm[16] <= or_16bit:or16bit.port0
sign_ext_imm[17] <= or_16bit:or16bit.port0
sign_ext_imm[18] <= or_16bit:or16bit.port0
sign_ext_imm[19] <= or_16bit:or16bit.port0
sign_ext_imm[20] <= or_16bit:or16bit.port0
sign_ext_imm[21] <= or_16bit:or16bit.port0
sign_ext_imm[22] <= or_16bit:or16bit.port0
sign_ext_imm[23] <= or_16bit:or16bit.port0
sign_ext_imm[24] <= or_16bit:or16bit.port0
sign_ext_imm[25] <= or_16bit:or16bit.port0
sign_ext_imm[26] <= or_16bit:or16bit.port0
sign_ext_imm[27] <= or_16bit:or16bit.port0
sign_ext_imm[28] <= or_16bit:or16bit.port0
sign_ext_imm[29] <= or_16bit:or16bit.port0
sign_ext_imm[30] <= or_16bit:or16bit.port0
sign_ext_imm[31] <= or_16bit:or16bit.port0
imm[0] => imm[0].IN1
imm[1] => imm[1].IN1
imm[2] => imm[2].IN1
imm[3] => imm[3].IN1
imm[4] => imm[4].IN1
imm[5] => imm[5].IN1
imm[6] => imm[6].IN1
imm[7] => imm[7].IN1
imm[8] => imm[8].IN1
imm[9] => imm[9].IN1
imm[10] => imm[10].IN1
imm[11] => imm[11].IN1
imm[12] => imm[12].IN1
imm[13] => imm[13].IN1
imm[14] => imm[14].IN1
imm[15] => imm[15].IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|sign_extend:sign_ext|or_16bit:or16bit|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:read_data2_or_extended_imm|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu
alu_result[0] <= mux_8x1:mux.port0
alu_result[1] <= mux_8x1:mux.port0
alu_result[2] <= mux_8x1:mux.port0
alu_result[3] <= mux_8x1:mux.port0
alu_result[4] <= mux_8x1:mux.port0
alu_result[5] <= mux_8x1:mux.port0
alu_result[6] <= mux_8x1:mux.port0
alu_result[7] <= mux_8x1:mux.port0
alu_result[8] <= mux_8x1:mux.port0
alu_result[9] <= mux_8x1:mux.port0
alu_result[10] <= mux_8x1:mux.port0
alu_result[11] <= mux_8x1:mux.port0
alu_result[12] <= mux_8x1:mux.port0
alu_result[13] <= mux_8x1:mux.port0
alu_result[14] <= mux_8x1:mux.port0
alu_result[15] <= mux_8x1:mux.port0
alu_result[16] <= mux_8x1:mux.port0
alu_result[17] <= mux_8x1:mux.port0
alu_result[18] <= mux_8x1:mux.port0
alu_result[19] <= mux_8x1:mux.port0
alu_result[20] <= mux_8x1:mux.port0
alu_result[21] <= mux_8x1:mux.port0
alu_result[22] <= mux_8x1:mux.port0
alu_result[23] <= mux_8x1:mux.port0
alu_result[24] <= mux_8x1:mux.port0
alu_result[25] <= mux_8x1:mux.port0
alu_result[26] <= mux_8x1:mux.port0
alu_result[27] <= mux_8x1:mux.port0
alu_result[28] <= mux_8x1:mux.port0
alu_result[29] <= mux_8x1:mux.port0
alu_result[30] <= mux_8x1:mux.port0
alu_result[31] <= mux_8x1:mux.port0
zero_bit <= gate30.DB_MAX_OUTPUT_PORT_TYPE
alu_src1[0] => alu_src1[0].IN7
alu_src1[1] => alu_src1[1].IN7
alu_src1[2] => alu_src1[2].IN7
alu_src1[3] => alu_src1[3].IN7
alu_src1[4] => alu_src1[4].IN7
alu_src1[5] => alu_src1[5].IN7
alu_src1[6] => alu_src1[6].IN7
alu_src1[7] => alu_src1[7].IN7
alu_src1[8] => alu_src1[8].IN7
alu_src1[9] => alu_src1[9].IN7
alu_src1[10] => alu_src1[10].IN7
alu_src1[11] => alu_src1[11].IN7
alu_src1[12] => alu_src1[12].IN7
alu_src1[13] => alu_src1[13].IN7
alu_src1[14] => alu_src1[14].IN7
alu_src1[15] => alu_src1[15].IN7
alu_src1[16] => alu_src1[16].IN7
alu_src1[17] => alu_src1[17].IN7
alu_src1[18] => alu_src1[18].IN7
alu_src1[19] => alu_src1[19].IN7
alu_src1[20] => alu_src1[20].IN7
alu_src1[21] => alu_src1[21].IN7
alu_src1[22] => alu_src1[22].IN7
alu_src1[23] => alu_src1[23].IN7
alu_src1[24] => alu_src1[24].IN7
alu_src1[25] => alu_src1[25].IN7
alu_src1[26] => alu_src1[26].IN7
alu_src1[27] => alu_src1[27].IN7
alu_src1[28] => alu_src1[28].IN7
alu_src1[29] => alu_src1[29].IN7
alu_src1[30] => alu_src1[30].IN7
alu_src1[31] => alu_src1[31].IN7
alu_src2[0] => alu_src2[0].IN7
alu_src2[1] => alu_src2[1].IN7
alu_src2[2] => alu_src2[2].IN7
alu_src2[3] => alu_src2[3].IN7
alu_src2[4] => alu_src2[4].IN7
alu_src2[5] => alu_src2[5].IN7
alu_src2[6] => alu_src2[6].IN7
alu_src2[7] => alu_src2[7].IN7
alu_src2[8] => alu_src2[8].IN7
alu_src2[9] => alu_src2[9].IN7
alu_src2[10] => alu_src2[10].IN7
alu_src2[11] => alu_src2[11].IN7
alu_src2[12] => alu_src2[12].IN7
alu_src2[13] => alu_src2[13].IN7
alu_src2[14] => alu_src2[14].IN7
alu_src2[15] => alu_src2[15].IN7
alu_src2[16] => alu_src2[16].IN7
alu_src2[17] => alu_src2[17].IN7
alu_src2[18] => alu_src2[18].IN7
alu_src2[19] => alu_src2[19].IN7
alu_src2[20] => alu_src2[20].IN7
alu_src2[21] => alu_src2[21].IN7
alu_src2[22] => alu_src2[22].IN7
alu_src2[23] => alu_src2[23].IN7
alu_src2[24] => alu_src2[24].IN7
alu_src2[25] => alu_src2[25].IN7
alu_src2[26] => alu_src2[26].IN7
alu_src2[27] => alu_src2[27].IN7
alu_src2[28] => alu_src2[28].IN7
alu_src2[29] => alu_src2[29].IN7
alu_src2[30] => alu_src2[30].IN7
alu_src2[31] => alu_src2[31].IN7
alu_ctr[0] => alu_ctr[0].IN1
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips|alu:aluu|and_32bit:and32
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|and_32bit:and32|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|or_32bit:or32|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32
out[0] <= xor_16bit:t2.port0
out[1] <= xor_16bit:t2.port0
out[2] <= xor_16bit:t2.port0
out[3] <= xor_16bit:t2.port0
out[4] <= xor_16bit:t2.port0
out[5] <= xor_16bit:t2.port0
out[6] <= xor_16bit:t2.port0
out[7] <= xor_16bit:t2.port0
out[8] <= xor_16bit:t2.port0
out[9] <= xor_16bit:t2.port0
out[10] <= xor_16bit:t2.port0
out[11] <= xor_16bit:t2.port0
out[12] <= xor_16bit:t2.port0
out[13] <= xor_16bit:t2.port0
out[14] <= xor_16bit:t2.port0
out[15] <= xor_16bit:t2.port0
out[16] <= xor_16bit:t1.port0
out[17] <= xor_16bit:t1.port0
out[18] <= xor_16bit:t1.port0
out[19] <= xor_16bit:t1.port0
out[20] <= xor_16bit:t1.port0
out[21] <= xor_16bit:t1.port0
out[22] <= xor_16bit:t1.port0
out[23] <= xor_16bit:t1.port0
out[24] <= xor_16bit:t1.port0
out[25] <= xor_16bit:t1.port0
out[26] <= xor_16bit:t1.port0
out[27] <= xor_16bit:t1.port0
out[28] <= xor_16bit:t1.port0
out[29] <= xor_16bit:t1.port0
out[30] <= xor_16bit:t1.port0
out[31] <= xor_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t1|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:xor32|xor_16bit:t2|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32
out[0] <= nor_16bit:t2.port0
out[1] <= nor_16bit:t2.port0
out[2] <= nor_16bit:t2.port0
out[3] <= nor_16bit:t2.port0
out[4] <= nor_16bit:t2.port0
out[5] <= nor_16bit:t2.port0
out[6] <= nor_16bit:t2.port0
out[7] <= nor_16bit:t2.port0
out[8] <= nor_16bit:t2.port0
out[9] <= nor_16bit:t2.port0
out[10] <= nor_16bit:t2.port0
out[11] <= nor_16bit:t2.port0
out[12] <= nor_16bit:t2.port0
out[13] <= nor_16bit:t2.port0
out[14] <= nor_16bit:t2.port0
out[15] <= nor_16bit:t2.port0
out[16] <= nor_16bit:t1.port0
out[17] <= nor_16bit:t1.port0
out[18] <= nor_16bit:t1.port0
out[19] <= nor_16bit:t1.port0
out[20] <= nor_16bit:t1.port0
out[21] <= nor_16bit:t1.port0
out[22] <= nor_16bit:t1.port0
out[23] <= nor_16bit:t1.port0
out[24] <= nor_16bit:t1.port0
out[25] <= nor_16bit:t1.port0
out[26] <= nor_16bit:t1.port0
out[27] <= nor_16bit:t1.port0
out[28] <= nor_16bit:t1.port0
out[29] <= nor_16bit:t1.port0
out[30] <= nor_16bit:t1.port0
out[31] <= nor_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1
out[0] <= nor_8bit:t2.port0
out[1] <= nor_8bit:t2.port0
out[2] <= nor_8bit:t2.port0
out[3] <= nor_8bit:t2.port0
out[4] <= nor_8bit:t2.port0
out[5] <= nor_8bit:t2.port0
out[6] <= nor_8bit:t2.port0
out[7] <= nor_8bit:t2.port0
out[8] <= nor_8bit:t1.port0
out[9] <= nor_8bit:t1.port0
out[10] <= nor_8bit:t1.port0
out[11] <= nor_8bit:t1.port0
out[12] <= nor_8bit:t1.port0
out[13] <= nor_8bit:t1.port0
out[14] <= nor_8bit:t1.port0
out[15] <= nor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t1
out[0] <= nor_4bit:t2.port0
out[1] <= nor_4bit:t2.port0
out[2] <= nor_4bit:t2.port0
out[3] <= nor_4bit:t2.port0
out[4] <= nor_4bit:t1.port0
out[5] <= nor_4bit:t1.port0
out[6] <= nor_4bit:t1.port0
out[7] <= nor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t1|nor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t1|nor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t2
out[0] <= nor_4bit:t2.port0
out[1] <= nor_4bit:t2.port0
out[2] <= nor_4bit:t2.port0
out[3] <= nor_4bit:t2.port0
out[4] <= nor_4bit:t1.port0
out[5] <= nor_4bit:t1.port0
out[6] <= nor_4bit:t1.port0
out[7] <= nor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t2|nor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t1|nor_8bit:t2|nor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2
out[0] <= nor_8bit:t2.port0
out[1] <= nor_8bit:t2.port0
out[2] <= nor_8bit:t2.port0
out[3] <= nor_8bit:t2.port0
out[4] <= nor_8bit:t2.port0
out[5] <= nor_8bit:t2.port0
out[6] <= nor_8bit:t2.port0
out[7] <= nor_8bit:t2.port0
out[8] <= nor_8bit:t1.port0
out[9] <= nor_8bit:t1.port0
out[10] <= nor_8bit:t1.port0
out[11] <= nor_8bit:t1.port0
out[12] <= nor_8bit:t1.port0
out[13] <= nor_8bit:t1.port0
out[14] <= nor_8bit:t1.port0
out[15] <= nor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t1
out[0] <= nor_4bit:t2.port0
out[1] <= nor_4bit:t2.port0
out[2] <= nor_4bit:t2.port0
out[3] <= nor_4bit:t2.port0
out[4] <= nor_4bit:t1.port0
out[5] <= nor_4bit:t1.port0
out[6] <= nor_4bit:t1.port0
out[7] <= nor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t1|nor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t1|nor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t2
out[0] <= nor_4bit:t2.port0
out[1] <= nor_4bit:t2.port0
out[2] <= nor_4bit:t2.port0
out[3] <= nor_4bit:t2.port0
out[4] <= nor_4bit:t1.port0
out[5] <= nor_4bit:t1.port0
out[6] <= nor_4bit:t1.port0
out[7] <= nor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t2|nor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|nor_32bit:nor32|nor_16bit:t2|nor_8bit:t2|nor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement
out[0] <= xor_16bit:t2.port0
out[1] <= xor_16bit:t2.port0
out[2] <= xor_16bit:t2.port0
out[3] <= xor_16bit:t2.port0
out[4] <= xor_16bit:t2.port0
out[5] <= xor_16bit:t2.port0
out[6] <= xor_16bit:t2.port0
out[7] <= xor_16bit:t2.port0
out[8] <= xor_16bit:t2.port0
out[9] <= xor_16bit:t2.port0
out[10] <= xor_16bit:t2.port0
out[11] <= xor_16bit:t2.port0
out[12] <= xor_16bit:t2.port0
out[13] <= xor_16bit:t2.port0
out[14] <= xor_16bit:t2.port0
out[15] <= xor_16bit:t2.port0
out[16] <= xor_16bit:t1.port0
out[17] <= xor_16bit:t1.port0
out[18] <= xor_16bit:t1.port0
out[19] <= xor_16bit:t1.port0
out[20] <= xor_16bit:t1.port0
out[21] <= xor_16bit:t1.port0
out[22] <= xor_16bit:t1.port0
out[23] <= xor_16bit:t1.port0
out[24] <= xor_16bit:t1.port0
out[25] <= xor_16bit:t1.port0
out[26] <= xor_16bit:t1.port0
out[27] <= xor_16bit:t1.port0
out[28] <= xor_16bit:t1.port0
out[29] <= xor_16bit:t1.port0
out[30] <= xor_16bit:t1.port0
out[31] <= xor_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:substract|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:lessthan|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|cla_level2_32bit:adder32|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1
result[0] <= mod_cu:mod1.port0
result[1] <= mod_cu:mod1.port0
result[2] <= mod_cu:mod1.port0
result[3] <= mod_cu:mod1.port0
result[4] <= mod_cu:mod1.port0
result[5] <= mod_cu:mod1.port0
result[6] <= mod_cu:mod1.port0
result[7] <= mod_cu:mod1.port0
result[8] <= mod_cu:mod1.port0
result[9] <= mod_cu:mod1.port0
result[10] <= mod_cu:mod1.port0
result[11] <= mod_cu:mod1.port0
result[12] <= mod_cu:mod1.port0
result[13] <= mod_cu:mod1.port0
result[14] <= mod_cu:mod1.port0
result[15] <= mod_cu:mod1.port0
result[16] <= mod_cu:mod1.port0
result[17] <= mod_cu:mod1.port0
result[18] <= mod_cu:mod1.port0
result[19] <= mod_cu:mod1.port0
result[20] <= mod_cu:mod1.port0
result[21] <= mod_cu:mod1.port0
result[22] <= mod_cu:mod1.port0
result[23] <= mod_cu:mod1.port0
result[24] <= mod_cu:mod1.port0
result[25] <= mod_cu:mod1.port0
result[26] <= mod_cu:mod1.port0
result[27] <= mod_cu:mod1.port0
result[28] <= mod_cu:mod1.port0
result[29] <= mod_cu:mod1.port0
result[30] <= mod_cu:mod1.port0
result[31] <= mod_cu:mod1.port0
clk => clk.IN1
rst => rst.IN1
start => start.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1
result[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= temp[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= temp[31].DB_MAX_OUTPUT_PORT_TYPE
clk => state~4.DATAIN
clk => mod1_b[0].CLK
clk => mod1_b[1].CLK
clk => mod1_b[2].CLK
clk => mod1_b[3].CLK
clk => mod1_b[4].CLK
clk => mod1_b[5].CLK
clk => mod1_b[6].CLK
clk => mod1_b[7].CLK
clk => mod1_b[8].CLK
clk => mod1_b[9].CLK
clk => mod1_b[10].CLK
clk => mod1_b[11].CLK
clk => mod1_b[12].CLK
clk => mod1_b[13].CLK
clk => mod1_b[14].CLK
clk => mod1_b[15].CLK
clk => mod1_b[16].CLK
clk => mod1_b[17].CLK
clk => mod1_b[18].CLK
clk => mod1_b[19].CLK
clk => mod1_b[20].CLK
clk => mod1_b[21].CLK
clk => mod1_b[22].CLK
clk => mod1_b[23].CLK
clk => mod1_b[24].CLK
clk => mod1_b[25].CLK
clk => mod1_b[26].CLK
clk => mod1_b[27].CLK
clk => mod1_b[28].CLK
clk => mod1_b[29].CLK
clk => mod1_b[30].CLK
clk => mod1_b[31].CLK
clk => mod1_a[0].CLK
clk => mod1_a[1].CLK
clk => mod1_a[2].CLK
clk => mod1_a[3].CLK
clk => mod1_a[4].CLK
clk => mod1_a[5].CLK
clk => mod1_a[6].CLK
clk => mod1_a[7].CLK
clk => mod1_a[8].CLK
clk => mod1_a[9].CLK
clk => mod1_a[10].CLK
clk => mod1_a[11].CLK
clk => mod1_a[12].CLK
clk => mod1_a[13].CLK
clk => mod1_a[14].CLK
clk => mod1_a[15].CLK
clk => mod1_a[16].CLK
clk => mod1_a[17].CLK
clk => mod1_a[18].CLK
clk => mod1_a[19].CLK
clk => mod1_a[20].CLK
clk => mod1_a[21].CLK
clk => mod1_a[22].CLK
clk => mod1_a[23].CLK
clk => mod1_a[24].CLK
clk => mod1_a[25].CLK
clk => mod1_a[26].CLK
clk => mod1_a[27].CLK
clk => mod1_a[28].CLK
clk => mod1_a[29].CLK
clk => mod1_a[30].CLK
clk => mod1_a[31].CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
clk => next_state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_a.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => mod1_b.OUTPUTSELECT
start => temp[0].ENA
start => temp[1].ENA
start => temp[2].ENA
start => temp[3].ENA
start => temp[4].ENA
start => temp[5].ENA
start => temp[6].ENA
start => temp[7].ENA
start => temp[8].ENA
start => temp[9].ENA
start => temp[10].ENA
start => temp[11].ENA
start => temp[12].ENA
start => temp[13].ENA
start => temp[14].ENA
start => temp[15].ENA
start => temp[16].ENA
start => temp[17].ENA
start => temp[18].ENA
start => temp[19].ENA
start => temp[20].ENA
start => temp[21].ENA
start => temp[22].ENA
start => temp[23].ENA
start => temp[24].ENA
start => temp[25].ENA
start => temp[26].ENA
start => temp[27].ENA
start => temp[28].ENA
start => temp[29].ENA
start => temp[30].ENA
start => temp[31].ENA
a[0] => Selector31.IN0
a[1] => Selector30.IN0
a[2] => Selector29.IN0
a[3] => Selector28.IN0
a[4] => Selector27.IN0
a[5] => Selector26.IN0
a[6] => Selector25.IN0
a[7] => Selector24.IN0
a[8] => Selector23.IN0
a[9] => Selector22.IN0
a[10] => Selector21.IN0
a[11] => Selector20.IN0
a[12] => Selector19.IN0
a[13] => Selector18.IN0
a[14] => Selector17.IN0
a[15] => Selector16.IN0
a[16] => Selector15.IN0
a[17] => Selector14.IN0
a[18] => Selector13.IN0
a[19] => Selector12.IN0
a[20] => Selector11.IN0
a[21] => Selector10.IN0
a[22] => Selector9.IN0
a[23] => Selector8.IN0
a[24] => Selector7.IN0
a[25] => Selector6.IN0
a[26] => Selector5.IN0
a[27] => Selector4.IN0
a[28] => Selector3.IN0
a[29] => Selector2.IN0
a[30] => Selector1.IN0
a[31] => Selector0.IN0
b[0] => mod1_b.DATAB
b[1] => mod1_b.DATAB
b[2] => mod1_b.DATAB
b[3] => mod1_b.DATAB
b[4] => mod1_b.DATAB
b[5] => mod1_b.DATAB
b[6] => mod1_b.DATAB
b[7] => mod1_b.DATAB
b[8] => mod1_b.DATAB
b[9] => mod1_b.DATAB
b[10] => mod1_b.DATAB
b[11] => mod1_b.DATAB
b[12] => mod1_b.DATAB
b[13] => mod1_b.DATAB
b[14] => mod1_b.DATAB
b[15] => mod1_b.DATAB
b[16] => mod1_b.DATAB
b[17] => mod1_b.DATAB
b[18] => mod1_b.DATAB
b[19] => mod1_b.DATAB
b[20] => mod1_b.DATAB
b[21] => mod1_b.DATAB
b[22] => mod1_b.DATAB
b[23] => mod1_b.DATAB
b[24] => mod1_b.DATAB
b[25] => mod1_b.DATAB
b[26] => mod1_b.DATAB
b[27] => mod1_b.DATAB
b[28] => mod1_b.DATAB
b[29] => mod1_b.DATAB
b[30] => mod1_b.DATAB
b[31] => mod1_b.DATAB


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1
lt <= cla_level2_32bit:substract2.port0
temp[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
temp[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
temp[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
temp[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
temp[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
temp[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
temp[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
temp[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
temp[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
temp[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
temp[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
temp[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
temp[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
temp[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
temp[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
temp[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
temp[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
temp[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
temp[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
temp[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
temp[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
temp[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
temp[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
temp[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
temp[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
temp[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
temp[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
temp[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
temp[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
temp[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
temp[30] <= temp[30].DB_MAX_OUTPUT_PORT_TYPE
temp[31] <= temp[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement
out[0] <= xor_16bit:t2.port0
out[1] <= xor_16bit:t2.port0
out[2] <= xor_16bit:t2.port0
out[3] <= xor_16bit:t2.port0
out[4] <= xor_16bit:t2.port0
out[5] <= xor_16bit:t2.port0
out[6] <= xor_16bit:t2.port0
out[7] <= xor_16bit:t2.port0
out[8] <= xor_16bit:t2.port0
out[9] <= xor_16bit:t2.port0
out[10] <= xor_16bit:t2.port0
out[11] <= xor_16bit:t2.port0
out[12] <= xor_16bit:t2.port0
out[13] <= xor_16bit:t2.port0
out[14] <= xor_16bit:t2.port0
out[15] <= xor_16bit:t2.port0
out[16] <= xor_16bit:t1.port0
out[17] <= xor_16bit:t1.port0
out[18] <= xor_16bit:t1.port0
out[19] <= xor_16bit:t1.port0
out[20] <= xor_16bit:t1.port0
out[21] <= xor_16bit:t1.port0
out[22] <= xor_16bit:t1.port0
out[23] <= xor_16bit:t1.port0
out[24] <= xor_16bit:t1.port0
out[25] <= xor_16bit:t1.port0
out[26] <= xor_16bit:t1.port0
out[27] <= xor_16bit:t1.port0
out[28] <= xor_16bit:t1.port0
out[29] <= xor_16bit:t1.port0
out[30] <= xor_16bit:t1.port0
out[31] <= xor_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t1|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2
out[0] <= xor_8bit:t2.port0
out[1] <= xor_8bit:t2.port0
out[2] <= xor_8bit:t2.port0
out[3] <= xor_8bit:t2.port0
out[4] <= xor_8bit:t2.port0
out[5] <= xor_8bit:t2.port0
out[6] <= xor_8bit:t2.port0
out[7] <= xor_8bit:t2.port0
out[8] <= xor_8bit:t1.port0
out[9] <= xor_8bit:t1.port0
out[10] <= xor_8bit:t1.port0
out[11] <= xor_8bit:t1.port0
out[12] <= xor_8bit:t1.port0
out[13] <= xor_8bit:t1.port0
out[14] <= xor_8bit:t1.port0
out[15] <= xor_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t1|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2
out[0] <= xor_4bit:t2.port0
out[1] <= xor_4bit:t2.port0
out[2] <= xor_4bit:t2.port0
out[3] <= xor_4bit:t2.port0
out[4] <= xor_4bit:t1.port0
out[5] <= xor_4bit:t1.port0
out[6] <= xor_4bit:t1.port0
out[7] <= xor_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2|xor_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|xor_32bit:ones_complement|xor_16bit:t2|xor_8bit:t2|xor_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:twos_complement|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract1|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mod:mod1|mod_cu:mod1|mod_dp:mod1|cla_level2_32bit:substract2|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux
res[0] <= mux_2x1:mux7.port0
res[1] <= mux_2x1:mux7.port0
res[2] <= mux_2x1:mux7.port0
res[3] <= mux_2x1:mux7.port0
res[4] <= mux_2x1:mux7.port0
res[5] <= mux_2x1:mux7.port0
res[6] <= mux_2x1:mux7.port0
res[7] <= mux_2x1:mux7.port0
res[8] <= mux_2x1:mux7.port0
res[9] <= mux_2x1:mux7.port0
res[10] <= mux_2x1:mux7.port0
res[11] <= mux_2x1:mux7.port0
res[12] <= mux_2x1:mux7.port0
res[13] <= mux_2x1:mux7.port0
res[14] <= mux_2x1:mux7.port0
res[15] <= mux_2x1:mux7.port0
res[16] <= mux_2x1:mux7.port0
res[17] <= mux_2x1:mux7.port0
res[18] <= mux_2x1:mux7.port0
res[19] <= mux_2x1:mux7.port0
res[20] <= mux_2x1:mux7.port0
res[21] <= mux_2x1:mux7.port0
res[22] <= mux_2x1:mux7.port0
res[23] <= mux_2x1:mux7.port0
res[24] <= mux_2x1:mux7.port0
res[25] <= mux_2x1:mux7.port0
res[26] <= mux_2x1:mux7.port0
res[27] <= mux_2x1:mux7.port0
res[28] <= mux_2x1:mux7.port0
res[29] <= mux_2x1:mux7.port0
res[30] <= mux_2x1:mux7.port0
res[31] <= mux_2x1:mux7.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
c[24] => c[24].IN1
c[25] => c[25].IN1
c[26] => c[26].IN1
c[27] => c[27].IN1
c[28] => c[28].IN1
c[29] => c[29].IN1
c[30] => c[30].IN1
c[31] => c[31].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
e[0] => e[0].IN1
e[1] => e[1].IN1
e[2] => e[2].IN1
e[3] => e[3].IN1
e[4] => e[4].IN1
e[5] => e[5].IN1
e[6] => e[6].IN1
e[7] => e[7].IN1
e[8] => e[8].IN1
e[9] => e[9].IN1
e[10] => e[10].IN1
e[11] => e[11].IN1
e[12] => e[12].IN1
e[13] => e[13].IN1
e[14] => e[14].IN1
e[15] => e[15].IN1
e[16] => e[16].IN1
e[17] => e[17].IN1
e[18] => e[18].IN1
e[19] => e[19].IN1
e[20] => e[20].IN1
e[21] => e[21].IN1
e[22] => e[22].IN1
e[23] => e[23].IN1
e[24] => e[24].IN1
e[25] => e[25].IN1
e[26] => e[26].IN1
e[27] => e[27].IN1
e[28] => e[28].IN1
e[29] => e[29].IN1
e[30] => e[30].IN1
e[31] => e[31].IN1
f[0] => f[0].IN1
f[1] => f[1].IN1
f[2] => f[2].IN1
f[3] => f[3].IN1
f[4] => f[4].IN1
f[5] => f[5].IN1
f[6] => f[6].IN1
f[7] => f[7].IN1
f[8] => f[8].IN1
f[9] => f[9].IN1
f[10] => f[10].IN1
f[11] => f[11].IN1
f[12] => f[12].IN1
f[13] => f[13].IN1
f[14] => f[14].IN1
f[15] => f[15].IN1
f[16] => f[16].IN1
f[17] => f[17].IN1
f[18] => f[18].IN1
f[19] => f[19].IN1
f[20] => f[20].IN1
f[21] => f[21].IN1
f[22] => f[22].IN1
f[23] => f[23].IN1
f[24] => f[24].IN1
f[25] => f[25].IN1
f[26] => f[26].IN1
f[27] => f[27].IN1
f[28] => f[28].IN1
f[29] => f[29].IN1
f[30] => f[30].IN1
f[31] => f[31].IN1
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
h[0] => h[0].IN1
h[1] => h[1].IN1
h[2] => h[2].IN1
h[3] => h[3].IN1
h[4] => h[4].IN1
h[5] => h[5].IN1
h[6] => h[6].IN1
h[7] => h[7].IN1
h[8] => h[8].IN1
h[9] => h[9].IN1
h[10] => h[10].IN1
h[11] => h[11].IN1
h[12] => h[12].IN1
h[13] => h[13].IN1
h[14] => h[14].IN1
h[15] => h[15].IN1
h[16] => h[16].IN1
h[17] => h[17].IN1
h[18] => h[18].IN1
h[19] => h[19].IN1
h[20] => h[20].IN1
h[21] => h[21].IN1
h[22] => h[22].IN1
h[23] => h[23].IN1
h[24] => h[24].IN1
h[25] => h[25].IN1
h[26] => h[26].IN1
h[27] => h[27].IN1
h[28] => h[28].IN1
h[29] => h[29].IN1
h[30] => h[30].IN1
h[31] => h[31].IN1
s[0] => s[0].IN4
s[1] => s[1].IN2
s[2] => s[2].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux3|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux4|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux5|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux6|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|alu:aluu|mux_8x1:mux|mux_2x1:mux7|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|shift_left_2:sl2_for_imm
shifted_address[0] <= <GND>
shifted_address[1] <= <GND>
shifted_address[2] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[3] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[4] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[5] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[6] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[7] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[8] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[9] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[10] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[11] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[12] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[13] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[14] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[15] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[16] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[17] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[18] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[19] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[20] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[21] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[22] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[23] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[24] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[25] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[26] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[27] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[28] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[29] <= address[27].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[30] <= address[28].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[31] <= address[29].DB_MAX_OUTPUT_PORT_TYPE
address[0] => shifted_address[2].DATAIN
address[1] => shifted_address[3].DATAIN
address[2] => shifted_address[4].DATAIN
address[3] => shifted_address[5].DATAIN
address[4] => shifted_address[6].DATAIN
address[5] => shifted_address[7].DATAIN
address[6] => shifted_address[8].DATAIN
address[7] => shifted_address[9].DATAIN
address[8] => shifted_address[10].DATAIN
address[9] => shifted_address[11].DATAIN
address[10] => shifted_address[12].DATAIN
address[11] => shifted_address[13].DATAIN
address[12] => shifted_address[14].DATAIN
address[13] => shifted_address[15].DATAIN
address[14] => shifted_address[16].DATAIN
address[15] => shifted_address[17].DATAIN
address[16] => shifted_address[18].DATAIN
address[17] => shifted_address[19].DATAIN
address[18] => shifted_address[20].DATAIN
address[19] => shifted_address[21].DATAIN
address[20] => shifted_address[22].DATAIN
address[21] => shifted_address[23].DATAIN
address[22] => shifted_address[24].DATAIN
address[23] => shifted_address[25].DATAIN
address[24] => shifted_address[26].DATAIN
address[25] => shifted_address[27].DATAIN
address[26] => shifted_address[28].DATAIN
address[27] => shifted_address[29].DATAIN
address[28] => shifted_address[30].DATAIN
address[29] => shifted_address[31].DATAIN
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~


|mips|cla_level2_32bit:branch_adder
sum[0] <= cla_16bit:cla1.port0
sum[1] <= cla_16bit:cla1.port0
sum[2] <= cla_16bit:cla1.port0
sum[3] <= cla_16bit:cla1.port0
sum[4] <= cla_16bit:cla1.port0
sum[5] <= cla_16bit:cla1.port0
sum[6] <= cla_16bit:cla1.port0
sum[7] <= cla_16bit:cla1.port0
sum[8] <= cla_16bit:cla1.port0
sum[9] <= cla_16bit:cla1.port0
sum[10] <= cla_16bit:cla1.port0
sum[11] <= cla_16bit:cla1.port0
sum[12] <= cla_16bit:cla1.port0
sum[13] <= cla_16bit:cla1.port0
sum[14] <= cla_16bit:cla1.port0
sum[15] <= cla_16bit:cla1.port0
sum[16] <= cla_16bit:cla2.port0
sum[17] <= cla_16bit:cla2.port0
sum[18] <= cla_16bit:cla2.port0
sum[19] <= cla_16bit:cla2.port0
sum[20] <= cla_16bit:cla2.port0
sum[21] <= cla_16bit:cla2.port0
sum[22] <= cla_16bit:cla2.port0
sum[23] <= cla_16bit:cla2.port0
sum[24] <= cla_16bit:cla2.port0
sum[25] <= cla_16bit:cla2.port0
sum[26] <= cla_16bit:cla2.port0
sum[27] <= cla_16bit:cla2.port0
sum[28] <= cla_16bit:cla2.port0
sum[29] <= cla_16bit:cla2.port0
sum[30] <= cla_16bit:cla2.port0
sum[31] <= cla_16bit:cla2.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla1|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2
sum[0] <= cla_4bit:cla1.port0
sum[1] <= cla_4bit:cla1.port0
sum[2] <= cla_4bit:cla1.port0
sum[3] <= cla_4bit:cla1.port0
sum[4] <= cla_4bit:cla2.port0
sum[5] <= cla_4bit:cla2.port0
sum[6] <= cla_4bit:cla2.port0
sum[7] <= cla_4bit:cla2.port0
sum[8] <= cla_4bit:cla3.port0
sum[9] <= cla_4bit:cla3.port0
sum[10] <= cla_4bit:cla3.port0
sum[11] <= cla_4bit:cla3.port0
sum[12] <= cla_4bit:cla4.port0
sum[13] <= cla_4bit:cla4.port0
sum[14] <= cla_4bit:cla4.port0
sum[15] <= cla_4bit:cla4.port0
c_out <= or11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
c_in => c_in.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla1
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla1|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla1|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla2
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla2|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla2|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla3
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla3|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla3|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla4
sum[0] <= xor_4bit:xor2.port0
sum[1] <= xor_4bit:xor2.port0
sum[2] <= xor_4bit:xor2.port0
sum[3] <= xor_4bit:xor2.port0
g_out <= or14.DB_MAX_OUTPUT_PORT_TYPE
p_out <= and14.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
c_in => and1.IN0
c_in => c[0].IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla4|and_4bit:and11
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|cla_level2_32bit:branch_adder|cla_16bit:cla2|cla_4bit:cla4|xor_4bit:xor2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:branch_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|shift_left_2_jump:sl2_for_jump
shifted_address[0] <= <GND>
shifted_address[1] <= <GND>
shifted_address[2] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[3] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[4] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[5] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[6] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[7] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[8] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[9] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[10] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[11] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[12] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[13] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[14] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[15] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[16] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[17] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[18] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[19] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[20] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[21] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[22] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[23] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[24] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[25] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[26] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[27] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
address[0] => shifted_address[2].DATAIN
address[1] => shifted_address[3].DATAIN
address[2] => shifted_address[4].DATAIN
address[3] => shifted_address[5].DATAIN
address[4] => shifted_address[6].DATAIN
address[5] => shifted_address[7].DATAIN
address[6] => shifted_address[8].DATAIN
address[7] => shifted_address[9].DATAIN
address[8] => shifted_address[10].DATAIN
address[9] => shifted_address[11].DATAIN
address[10] => shifted_address[12].DATAIN
address[11] => shifted_address[13].DATAIN
address[12] => shifted_address[14].DATAIN
address[13] => shifted_address[15].DATAIN
address[14] => shifted_address[16].DATAIN
address[15] => shifted_address[17].DATAIN
address[16] => shifted_address[18].DATAIN
address[17] => shifted_address[19].DATAIN
address[18] => shifted_address[20].DATAIN
address[19] => shifted_address[21].DATAIN
address[20] => shifted_address[22].DATAIN
address[21] => shifted_address[23].DATAIN
address[22] => shifted_address[24].DATAIN
address[23] => shifted_address[25].DATAIN
address[24] => shifted_address[26].DATAIN
address[25] => shifted_address[27].DATAIN


|mips|concat:concat_for_jump_address
res[0] <= jump_addr[0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= jump_addr[1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= jump_addr[2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= jump_addr[3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= jump_addr[4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= jump_addr[5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= jump_addr[6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= jump_addr[7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= jump_addr[8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= jump_addr[9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= jump_addr[10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= jump_addr[11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= jump_addr[12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= jump_addr[13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= jump_addr[14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= jump_addr[15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= jump_addr[16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= jump_addr[17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= jump_addr[18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= jump_addr[19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= jump_addr[20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= jump_addr[21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= jump_addr[22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= jump_addr[23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= jump_addr[24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= jump_addr[25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= jump_addr[26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= jump_addr[27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= incremented_pc[0].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= incremented_pc[1].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= incremented_pc[2].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= incremented_pc[3].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[0] => res[0].DATAIN
jump_addr[1] => res[1].DATAIN
jump_addr[2] => res[2].DATAIN
jump_addr[3] => res[3].DATAIN
jump_addr[4] => res[4].DATAIN
jump_addr[5] => res[5].DATAIN
jump_addr[6] => res[6].DATAIN
jump_addr[7] => res[7].DATAIN
jump_addr[8] => res[8].DATAIN
jump_addr[9] => res[9].DATAIN
jump_addr[10] => res[10].DATAIN
jump_addr[11] => res[11].DATAIN
jump_addr[12] => res[12].DATAIN
jump_addr[13] => res[13].DATAIN
jump_addr[14] => res[14].DATAIN
jump_addr[15] => res[15].DATAIN
jump_addr[16] => res[16].DATAIN
jump_addr[17] => res[17].DATAIN
jump_addr[18] => res[18].DATAIN
jump_addr[19] => res[19].DATAIN
jump_addr[20] => res[20].DATAIN
jump_addr[21] => res[21].DATAIN
jump_addr[22] => res[22].DATAIN
jump_addr[23] => res[23].DATAIN
jump_addr[24] => res[24].DATAIN
jump_addr[25] => res[25].DATAIN
jump_addr[26] => res[26].DATAIN
jump_addr[27] => res[27].DATAIN
incremented_pc[0] => res[28].DATAIN
incremented_pc[1] => res[29].DATAIN
incremented_pc[2] => res[30].DATAIN
incremented_pc[3] => res[31].DATAIN


|mips|mux_2x1:jump_or_not_mux
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:jump_or_not_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:next_pc_mux|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|memory_block:data_Memory
read_data[0] <= <GND>
read_data[1] <= <GND>
read_data[2] <= <GND>
read_data[3] <= <GND>
read_data[4] <= <GND>
read_data[5] <= <GND>
read_data[6] <= <GND>
read_data[7] <= <GND>
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
byteOperations => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
write_data[0] => ~NO_FANOUT~
write_data[1] => ~NO_FANOUT~
write_data[2] => ~NO_FANOUT~
write_data[3] => ~NO_FANOUT~
write_data[4] => ~NO_FANOUT~
write_data[5] => ~NO_FANOUT~
write_data[6] => ~NO_FANOUT~
write_data[7] => ~NO_FANOUT~
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
memRead => ~NO_FANOUT~
memWrite => ~NO_FANOUT~


|mips|mux_2x1:write_data_mux1
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux1|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2
res[0] <= or_32bit:or65.port0
res[1] <= or_32bit:or65.port0
res[2] <= or_32bit:or65.port0
res[3] <= or_32bit:or65.port0
res[4] <= or_32bit:or65.port0
res[5] <= or_32bit:or65.port0
res[6] <= or_32bit:or65.port0
res[7] <= or_32bit:or65.port0
res[8] <= or_32bit:or65.port0
res[9] <= or_32bit:or65.port0
res[10] <= or_32bit:or65.port0
res[11] <= or_32bit:or65.port0
res[12] <= or_32bit:or65.port0
res[13] <= or_32bit:or65.port0
res[14] <= or_32bit:or65.port0
res[15] <= or_32bit:or65.port0
res[16] <= or_32bit:or65.port0
res[17] <= or_32bit:or65.port0
res[18] <= or_32bit:or65.port0
res[19] <= or_32bit:or65.port0
res[20] <= or_32bit:or65.port0
res[21] <= or_32bit:or65.port0
res[22] <= or_32bit:or65.port0
res[23] <= or_32bit:or65.port0
res[24] <= or_32bit:or65.port0
res[25] <= or_32bit:or65.port0
res[26] <= or_32bit:or65.port0
res[27] <= or_32bit:or65.port0
res[28] <= or_32bit:or65.port0
res[29] <= or_32bit:or65.port0
res[30] <= or_32bit:or65.port0
res[31] <= or_32bit:or65.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s0 => select[0].IN1
s0 => select[1].IN1
s0 => select[2].IN1
s0 => select[3].IN1
s0 => select[4].IN1
s0 => select[5].IN1
s0 => select[6].IN1
s0 => select[7].IN1
s0 => select[8].IN1
s0 => select[9].IN1
s0 => select[10].IN1
s0 => select[11].IN1
s0 => select[12].IN1
s0 => select[13].IN1
s0 => select[14].IN1
s0 => select[15].IN1
s0 => select[16].IN1
s0 => select[17].IN1
s0 => select[18].IN1
s0 => select[19].IN1
s0 => select[20].IN1
s0 => select[21].IN1
s0 => select[22].IN1
s0 => select[23].IN1
s0 => select[24].IN1
s0 => select[25].IN1
s0 => select[26].IN1
s0 => select[27].IN1
s0 => select[28].IN1
s0 => select[29].IN1
s0 => select[30].IN1
s0 => select[31].IN1
s0 => select_not[0].IN1
s0 => select_not[1].IN1
s0 => select_not[2].IN1
s0 => select_not[3].IN1
s0 => select_not[4].IN1
s0 => select_not[5].IN1
s0 => select_not[6].IN1
s0 => select_not[7].IN1
s0 => select_not[8].IN1
s0 => select_not[9].IN1
s0 => select_not[10].IN1
s0 => select_not[11].IN1
s0 => select_not[12].IN1
s0 => select_not[13].IN1
s0 => select_not[14].IN1
s0 => select_not[15].IN1
s0 => select_not[16].IN1
s0 => select_not[17].IN1
s0 => select_not[18].IN1
s0 => select_not[19].IN1
s0 => select_not[20].IN1
s0 => select_not[21].IN1
s0 => select_not[22].IN1
s0 => select_not[23].IN1
s0 => select_not[24].IN1
s0 => select_not[25].IN1
s0 => select_not[26].IN1
s0 => select_not[27].IN1
s0 => select_not[28].IN1
s0 => select_not[29].IN1
s0 => select_not[30].IN1
s0 => select_not[31].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and1|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2
out[0] <= and_16bit:t2.port0
out[1] <= and_16bit:t2.port0
out[2] <= and_16bit:t2.port0
out[3] <= and_16bit:t2.port0
out[4] <= and_16bit:t2.port0
out[5] <= and_16bit:t2.port0
out[6] <= and_16bit:t2.port0
out[7] <= and_16bit:t2.port0
out[8] <= and_16bit:t2.port0
out[9] <= and_16bit:t2.port0
out[10] <= and_16bit:t2.port0
out[11] <= and_16bit:t2.port0
out[12] <= and_16bit:t2.port0
out[13] <= and_16bit:t2.port0
out[14] <= and_16bit:t2.port0
out[15] <= and_16bit:t2.port0
out[16] <= and_16bit:t1.port0
out[17] <= and_16bit:t1.port0
out[18] <= and_16bit:t1.port0
out[19] <= and_16bit:t1.port0
out[20] <= and_16bit:t1.port0
out[21] <= and_16bit:t1.port0
out[22] <= and_16bit:t1.port0
out[23] <= and_16bit:t1.port0
out[24] <= and_16bit:t1.port0
out[25] <= and_16bit:t1.port0
out[26] <= and_16bit:t1.port0
out[27] <= and_16bit:t1.port0
out[28] <= and_16bit:t1.port0
out[29] <= and_16bit:t1.port0
out[30] <= and_16bit:t1.port0
out[31] <= and_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t1|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2
out[0] <= and_8bit:t2.port0
out[1] <= and_8bit:t2.port0
out[2] <= and_8bit:t2.port0
out[3] <= and_8bit:t2.port0
out[4] <= and_8bit:t2.port0
out[5] <= and_8bit:t2.port0
out[6] <= and_8bit:t2.port0
out[7] <= and_8bit:t2.port0
out[8] <= and_8bit:t1.port0
out[9] <= and_8bit:t1.port0
out[10] <= and_8bit:t1.port0
out[11] <= and_8bit:t1.port0
out[12] <= and_8bit:t1.port0
out[13] <= and_8bit:t1.port0
out[14] <= and_8bit:t1.port0
out[15] <= and_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t1|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2
out[0] <= and_4bit:t2.port0
out[1] <= and_4bit:t2.port0
out[2] <= and_4bit:t2.port0
out[3] <= and_4bit:t2.port0
out[4] <= and_4bit:t1.port0
out[5] <= and_4bit:t1.port0
out[6] <= and_4bit:t1.port0
out[7] <= and_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|and_32bit:and2|and_16bit:t2|and_8bit:t2|and_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65
out[0] <= or_16bit:t2.port0
out[1] <= or_16bit:t2.port0
out[2] <= or_16bit:t2.port0
out[3] <= or_16bit:t2.port0
out[4] <= or_16bit:t2.port0
out[5] <= or_16bit:t2.port0
out[6] <= or_16bit:t2.port0
out[7] <= or_16bit:t2.port0
out[8] <= or_16bit:t2.port0
out[9] <= or_16bit:t2.port0
out[10] <= or_16bit:t2.port0
out[11] <= or_16bit:t2.port0
out[12] <= or_16bit:t2.port0
out[13] <= or_16bit:t2.port0
out[14] <= or_16bit:t2.port0
out[15] <= or_16bit:t2.port0
out[16] <= or_16bit:t1.port0
out[17] <= or_16bit:t1.port0
out[18] <= or_16bit:t1.port0
out[19] <= or_16bit:t1.port0
out[20] <= or_16bit:t1.port0
out[21] <= or_16bit:t1.port0
out[22] <= or_16bit:t1.port0
out[23] <= or_16bit:t1.port0
out[24] <= or_16bit:t1.port0
out[25] <= or_16bit:t1.port0
out[26] <= or_16bit:t1.port0
out[27] <= or_16bit:t1.port0
out[28] <= or_16bit:t1.port0
out[29] <= or_16bit:t1.port0
out[30] <= or_16bit:t1.port0
out[31] <= or_16bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t1|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2
out[0] <= or_8bit:t2.port0
out[1] <= or_8bit:t2.port0
out[2] <= or_8bit:t2.port0
out[3] <= or_8bit:t2.port0
out[4] <= or_8bit:t2.port0
out[5] <= or_8bit:t2.port0
out[6] <= or_8bit:t2.port0
out[7] <= or_8bit:t2.port0
out[8] <= or_8bit:t1.port0
out[9] <= or_8bit:t1.port0
out[10] <= or_8bit:t1.port0
out[11] <= or_8bit:t1.port0
out[12] <= or_8bit:t1.port0
out[13] <= or_8bit:t1.port0
out[14] <= or_8bit:t1.port0
out[15] <= or_8bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t1|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2
out[0] <= or_4bit:t2.port0
out[1] <= or_4bit:t2.port0
out[2] <= or_4bit:t2.port0
out[3] <= or_4bit:t2.port0
out[4] <= or_4bit:t1.port0
out[5] <= or_4bit:t1.port0
out[6] <= or_4bit:t1.port0
out[7] <= or_4bit:t1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t1
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


|mips|mux_2x1:write_data_mux2|or_32bit:or65|or_16bit:t2|or_8bit:t2|or_4bit:t2
out[0] <= t4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= t3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= t2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= t1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => t4.IN0
in1[1] => t3.IN0
in1[2] => t2.IN0
in1[3] => t1.IN0
in2[0] => t4.IN1
in2[1] => t3.IN1
in2[2] => t2.IN1
in2[3] => t1.IN1


