--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml idea_com.twx idea_com.ncd -o idea_com.twr idea_com.pcf -ucf
idea_hw.ucf

Design file:              idea_com.ncd
Physical constraint file: idea_com.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2607 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.884ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_24 (SLICE_X22Y82.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X25Y77.F1      net (fanout=3)        1.377   clk_div_1/counter<20>
    SLICE_X25Y77.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (3.541ns logic, 3.343ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_3 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_3 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y71.YQ      Tcko                  0.652   clk_div_1/counter<2>
                                                       clk_div_1/counter_3
    SLICE_X25Y73.G3      net (fanout=3)        0.957   clk_div_1/counter<3>
    SLICE_X25Y73.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (3.912ns logic, 2.923ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_8 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_8 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y74.XQ      Tcko                  0.592   clk_div_1/counter<8>
                                                       clk_div_1/counter_8
    SLICE_X23Y75.G1      net (fanout=3)        1.081   clk_div_1/counter<8>
    SLICE_X23Y75.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X23Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X23Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X23Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X23Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X23Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X23Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X24Y78.G4      net (fanout=2)        0.603   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.616ns logic, 3.092ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_25 (SLICE_X22Y82.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X25Y77.F1      net (fanout=3)        1.377   clk_div_1/counter<20>
    SLICE_X25Y77.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (3.541ns logic, 3.343ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_3 (FF)
  Destination:          clk_div_1/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_3 to clk_div_1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y71.YQ      Tcko                  0.652   clk_div_1/counter<2>
                                                       clk_div_1/counter_3
    SLICE_X25Y73.G3      net (fanout=3)        0.957   clk_div_1/counter<3>
    SLICE_X25Y73.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (3.912ns logic, 2.923ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_8 (FF)
  Destination:          clk_div_1/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_8 to clk_div_1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y74.XQ      Tcko                  0.592   clk_div_1/counter<8>
                                                       clk_div_1/counter_8
    SLICE_X23Y75.G1      net (fanout=3)        1.081   clk_div_1/counter<8>
    SLICE_X23Y75.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X23Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X23Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X23Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X23Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X23Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X23Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X24Y78.G4      net (fanout=2)        0.603   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y82.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y82.CLK     Tsrck                 0.910   clk_div_1/counter<24>
                                                       clk_div_1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.616ns logic, 3.092ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_26 (SLICE_X22Y83.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X25Y77.F1      net (fanout=3)        1.377   clk_div_1/counter<20>
    SLICE_X25Y77.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y83.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y83.CLK     Tsrck                 0.910   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (3.541ns logic, 3.343ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_3 (FF)
  Destination:          clk_div_1/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_3 to clk_div_1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y71.YQ      Tcko                  0.652   clk_div_1/counter<2>
                                                       clk_div_1/counter_3
    SLICE_X25Y73.G3      net (fanout=3)        0.957   clk_div_1/counter<3>
    SLICE_X25Y73.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<1>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X25Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X25Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X25Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X25Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X25Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.G3      net (fanout=2)        0.558   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y83.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y83.CLK     Tsrck                 0.910   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (3.912ns logic, 2.923ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_8 (FF)
  Destination:          clk_div_1/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_8 to clk_div_1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y74.XQ      Tcko                  0.592   clk_div_1/counter<8>
                                                       clk_div_1/counter_8
    SLICE_X23Y75.G1      net (fanout=3)        1.081   clk_div_1/counter<8>
    SLICE_X23Y75.COUT    Topcyg                1.001   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<5>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0
    SLICE_X23Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1
    SLICE_X23Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0
    SLICE_X23Y77.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1
    SLICE_X23Y77.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X23Y78.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X23Y78.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X24Y78.G4      net (fanout=2)        0.603   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X24Y78.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X22Y83.SR      net (fanout=16)       1.408   clk_div_1/counter_and0000
    SLICE_X22Y83.CLK     Tsrck                 0.910   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.616ns logic, 3.092ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_24 (SLICE_X22Y82.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_24 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_24 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y82.XQ      Tcko                  0.474   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    SLICE_X22Y82.F3      net (fanout=3)        0.348   clk_div_1/counter<24>
    SLICE_X22Y82.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<24>
                                                       clk_div_1/counter<24>_rt
                                                       clk_div_1/Mcount_counter_xor<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (1.321ns logic, 0.348ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_20 (SLICE_X22Y80.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_20 to clk_div_1/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y80.XQ      Tcko                  0.474   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X22Y80.F3      net (fanout=3)        0.358   clk_div_1/counter<20>
    SLICE_X22Y80.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<20>
                                                       clk_div_1/counter<20>_rt
                                                       clk_div_1/Mcount_counter_xor<20>
                                                       clk_div_1/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (1.321ns logic, 0.358ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_26 (SLICE_X22Y83.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_26 (FF)
  Destination:          clk_div_1/counter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_26 to clk_div_1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y83.XQ      Tcko                  0.474   clk_div_1/counter<26>
                                                       clk_div_1/counter_26
    SLICE_X22Y83.F4      net (fanout=3)        0.378   clk_div_1/counter<26>
    SLICE_X22Y83.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<26>
                                                       clk_div_1/counter<26>_rt
                                                       clk_div_1/Mcount_counter_xor<26>
                                                       clk_div_1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (1.321ns logic, 0.378ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_0/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_1/CK
  Location pin: SLICE_X22Y70.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<2>/CLK
  Logical resource: clk_div_1/counter_2/CK
  Location pin: SLICE_X22Y71.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.884|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2607 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   6.884ns{1}   (Maximum frequency: 145.264MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 14:32:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



