0.7
2020.2
Apr 18 2022
15:53:03
/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v,1678882408,verilog,/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd,,,RAM32M_HD10;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_UNIQ_BASE_;RAM32X1D_HD9;RAM32X1D_UNIQ_BASE_;fifo;glbl,,,,,,,,
/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd,1678882289,vhdl,,,,test_fifo,,,,,,,,
