/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* Copywight(c) 2009-2010  Weawtek Cowpowation.*/

#ifndef __WTW8821AE_PWWSEQ_H__
#define __WTW8821AE_PWWSEQ_H__

#incwude "../pwwseqcmd.h"
#incwude "../btcoexist/hawbt_pwecomp.h"

#define	WTW8812_TWANS_CAWDEMU_TO_ACT_STEPS	15
#define	WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS	15
#define	WTW8812_TWANS_CAWDEMU_TO_SUS_STEPS	15
#define	WTW8812_TWANS_SUS_TO_CAWDEMU_STEPS	15
#define	WTW8812_TWANS_CAWDEMU_TO_PDN_STEPS	25
#define	WTW8812_TWANS_PDN_TO_CAWDEMU_STEPS	15
#define	WTW8812_TWANS_ACT_TO_WPS_STEPS		15
#define	WTW8812_TWANS_WPS_TO_ACT_STEPS		15
#define	WTW8812_TWANS_END_STEPS			1

/* The fowwowing macwos have the fowwowing fowmat:
 * { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue
 *   comments },
 */
#define WTW8812_TWANS_CAWDEMU_TO_ACT					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, 0 \
	/* disabwe SW WPS 0x04[10]=0*/},	\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, BIT1 \
	/* wait tiww 0x04[17] = 1    powew weady*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0 \
	/* disabwe HWPDN 0x04[15]=0*/}, \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, 0 \
	/* disabwe WW suspend*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/* powwing untiw wetuwn 0*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT0, 0},

#define WTW8812_TWANS_ACT_TO_CAWDEMU													\
	{0x0c00, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x04 \
	 /* 0xc00[7:0] = 4	tuwn off 3-wiwe */},	\
	{0x0e00, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x04 \
	 /* 0xe00[7:0] = 4	tuwn off 3-wiwe */},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	 /* 0x2[0] = 0	 WESET BB, CWOSE WF */},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_US \
	/*Deway 1us*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	  /* Whowe BB is weset*/},			\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x2A \
	 /* 0x07[7:0] = 0x28 sps pwm mode 0x2a fow BT coex*/},	\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x02, 0 \
	/*0x8[1] = 0 ANA cwk =500k */},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	 /*0x04[9] = 1 tuwn off MAC by HW state machine*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, 0 \
	 /*wait tiww 0x04[9] = 0 powwing untiw wetuwn 0 to disabwe*/},

#define WTW8812_TWANS_CAWDEMU_TO_SUS					\
	{0x0042, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xF0, 0xc0}, \
	{0x0042, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xF0, 0xE0}, \
	{0x0043, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x07 \
	/* gpio11 input mode, gpio10~8 output mode */},	\
	{0x0045, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio 0~7 output same vawue as input ?? */},	\
	{0x0046, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xff \
	/* gpio0~7 output mode */},	\
	{0x0047, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/* 0x47[7:0] = 00 gpio mode */},	\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/* suspend option aww off */},	\
	{0x0014, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x80, BIT7 \
	/*0x14[7] = 1 tuwn on ZCD */},	\
	{0x0015, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x01, BIT0 \
	/* 0x15[0] =1 twun on ZCD */},	\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x10, BIT4 \
	/*0x23[4] = 1 hpon WDO sweep mode */},	\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x02, 0 \
	/*0x8[1] = 0 ANA cwk =500k */},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, BIT3 \
	/*0x04[11] = 2b'11 enabwe WW suspend fow PCIe*/},

#define WTW8812_TWANS_SUS_TO_CAWDEMU					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, 0 \
	/*0x04[11] = 2b'01enabwe WW suspend*/},   \
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x10, 0 \
	/*0x23[4] = 0 hpon WDO sweep mode weave */},	\
	{0x0015, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x01, 0 \
	/* 0x15[0] =0 twun off ZCD */},	\
	{0x0014, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x80, 0 \
	/*0x14[7] = 0 tuwn off ZCD */},	\
	{0x0046, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio0~7 input mode */},	\
	{0x0043, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio11 input mode, gpio10~8 input mode */},

#define WTW8812_TWANS_CAWDEMU_TO_CAWDDIS				\
	{0x0003, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, 0 \
	/*0x03[2] = 0, weset 8051*/},	\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x05 \
	/*0x80=05h if wewoad fw, fiww the defauwt vawue of host_CPU handshake fiewd*/},	\
	{0x0042, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xF0, 0xcc}, \
	{0x0042, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xF0, 0xEC}, \
	{0x0043, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x07 \
	/* gpio11 input mode, gpio10~8 output mode */},	\
	{0x0045, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio 0~7 output same vawue as input ?? */},	\
	{0x0046, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xff \
	/* gpio0~7 output mode */},	\
	{0x0047, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/* 0x47[7:0] = 00 gpio mode */},	\
	{0x0014, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x80, BIT7 \
	/*0x14[7] = 1 tuwn on ZCD */},	\
	{0x0015, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x01, BIT0 \
	/* 0x15[0] =1 twun on ZCD */},	\
	{0x0012, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x01, 0 \
	/*0x12[0] = 0 fowce PFM mode */},	\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x10, BIT4 \
	/*0x23[4] = 1 hpon WDO sweep mode */},	\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x02, 0 \
	/*0x8[1] = 0 ANA cwk =500k */},	\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20 \
	 /*0x07=0x20 , SOP option to disabwe BG/MB*/},	\
	{0x001f, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	 /*0x01f[1]=0 , disabwe WFC_0  contwow  WEG_WF_CTWW_8812 */},	\
	{0x0076, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	 /*0x076[1]=0 , disabwe WFC_1  contwow WEG_OPT_CTWW_8812 +2 */},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, BIT3 \
	 /*0x04[11] = 2b'01 enabwe WW suspend*/},

#define WTW8812_TWANS_CAWDDIS_TO_CAWDEMU				\
	{0x0012, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/*0x12[0] = 1 fowce PWM mode */},	\
	{0x0014, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x80, 0 \
	/*0x14[7] = 0 tuwn off ZCD */},	\
	{0x0015, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x01, 0 \
	/* 0x15[0] =0 twun off ZCD */},	\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0x10, 0 \
	/*0x23[4] = 0 hpon WDO weave sweep mode */},	\
	{0x0046, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio0~7 input mode */},	\
	{0x0043, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/* gpio11 input mode, gpio10~8 input mode */}, \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, 0 \
	 /*0x04[10] = 0, enabwe SW WPS PCIE onwy*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3, 0 \
	 /*0x04[11] = 2b'01enabwe WW suspend*/},	\
	{0x0003, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, BIT2 \
	 /*0x03[2] = 1, enabwe 8051*/},	\
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/*PCIe DMA stawt*/},

#define WTW8812_TWANS_CAWDEMU_TO_PDN		\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, BIT7 \
	/* 0x04[15] = 1*/},

#define WTW8812_TWANS_PDN_TO_CAWDEMU			\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0 \
	/* 0x04[15] = 0*/},

#define WTW8812_TWANS_ACT_TO_WPS		\
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF \
	/*PCIe DMA stop*/},	\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x7F \
	/*Tx Pause*/},		\
	{0x05F8, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05F9, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05FA, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05FB, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x0c00, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x04 \
	 /* 0xc00[7:0] = 4	tuwn off 3-wiwe */},	\
	{0x0e00, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x04 \
	 /* 0xe00[7:0] = 4	tuwn off 3-wiwe */},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	/*CCK and OFDM awe disabwed,and cwock awe gated,and WF cwosed*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_US \
	/*Deway 1us*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	  /* Whowe BB is weset*/},			\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x03 \
	/*Weset MAC TWX*/},			\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	/*check if wemoved watew*/},		\
	{0x0553, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5 \
	/*Wespond TxOK to scheduwew*/},

#define WTW8812_TWANS_WPS_TO_ACT					\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*SDIO WPWM*/},	\
	{0xFE58, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*USB WPWM*/},	\
	{0x0361, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*PCIe WPWM*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_MS \
	 /*Deway*/},	\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0 \
	 /*.	0x08[4] = 0		 switch TSF to 40M*/},	\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT7, 0 \
	 /*Powwing 0x109[7]=0  TSF in 40M*/},			\
	{0x0029, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6|BIT7, 0 \
	 /*.	0x29[7:6] = 2b'00	 enabwe BB cwock*/},	\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	 /*.	0x101[1] = 1*/},					\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF \
	 /*.	0x100[7:0] = 0xFF	 enabwe WMAC TWX*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1|BIT0, BIT1|BIT0 \
	 /*.	0x02[1:0] = 2b'11	 enabwe BB macwo*/},	\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	 /*.	0x522 = 0*/},

#define WTW8812_TWANS_END					\
	{0xFFFF, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK, \
	0, PWW_CMD_END, 0, 0},

extewn stwuct wwan_pww_cfg  wtw8812_powew_on_fwow
		[WTW8812_TWANS_CAWDEMU_TO_ACT_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_wadio_off_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_cawd_disabwe_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_cawd_enabwe_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_suspend_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_wesume_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_hwpdn_fwow
		[WTW8812_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8812_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_entew_wps_fwow
		[WTW8812_TWANS_ACT_TO_WPS_STEPS +
		 WTW8812_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg  wtw8812_weave_wps_fwow
		[WTW8812_TWANS_WPS_TO_ACT_STEPS +
		 WTW8812_TWANS_END_STEPS];

/* Check document WM-20130516-JackieWau-WTW8821A_Powew_Awchitectuwe-W10.vsd
 *	Thewe awe 6 HW Powew States:
 *	0: POFF--Powew Off
 *	1: PDN--Powew Down
 *	2: CAWDEMU--Cawd Emuwation
 *	3: ACT--Active Mode
 *	4: WPS--Wow Powew State
 *	5: SUS--Suspend
 *
 *	The twansision fwom diffewent states awe defined bewow
 *	TWANS_CAWDEMU_TO_ACT
 *	TWANS_ACT_TO_CAWDEMU
 *	TWANS_CAWDEMU_TO_SUS
 *	TWANS_SUS_TO_CAWDEMU
 *	TWANS_CAWDEMU_TO_PDN
 *	TWANS_ACT_TO_WPS
 *	TWANS_WPS_TO_ACT
 *
 *	TWANS_END
 */
#define	WTW8821A_TWANS_CAWDEMU_TO_ACT_STEPS	25
#define	WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS	15
#define	WTW8821A_TWANS_CAWDEMU_TO_SUS_STEPS	15
#define	WTW8821A_TWANS_SUS_TO_CAWDEMU_STEPS	15
#define WTW8821A_TWANS_CAWDDIS_TO_CAWDEMU_STEPS	15
#define	WTW8821A_TWANS_CAWDEMU_TO_PDN_STEPS	15
#define	WTW8821A_TWANS_PDN_TO_CAWDEMU_STEPS	15
#define	WTW8821A_TWANS_ACT_TO_WPS_STEPS		15
#define	WTW8821A_TWANS_WPS_TO_ACT_STEPS		15
#define	WTW8821A_TWANS_END_STEPS		1

#define WTW8821A_TWANS_CAWDEMU_TO_ACT					\
	{0x0020, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	 /*0x20[0] = 1b'1 enabwe WDOA12 MACWO bwock fow aww intewface*/},   \
	{0x0067, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,		\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0 \
	 /*0x67[0] = 0 to disabwe BT_GPS_SEW pins*/},	\
	{0x0001, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 1, PWWSEQ_DEWAY_MS \
	/*Deway 1ms*/},   \
	{0x0000, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, 0 \
	 /*0x00[5] = 1b'0 wewease anawog Ips to digitaw ,1:isowation*/},   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, (BIT4|BIT3|BIT2), 0 \
	/* disabwe SW WPS 0x04[10]=0 and WWSUS_EN 0x04[12:11]=0*/},	\
	{0x0075, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0 , BIT0 \
	/* Disabwe USB suspend */},	\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, BIT1 \
	/* wait tiww 0x04[17] = 1    powew weady*/},	\
	{0x0075, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0 , 0 \
	/* Enabwe USB suspend */},	\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/* wewease WWON weset  0x04[16]=1*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0 \
	/* disabwe HWPDN 0x04[15]=0*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, (BIT4|BIT3), 0 \
	/* disabwe WW suspend*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/* powwing untiw wetuwn 0*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT0, 0 \
	/**/},	\
	{0x004F, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/*0x4C[24] = 0x4F[0] = 1, switch DPDT_SEW_P output fwom WW BB */},\
	{0x0067, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, (BIT5|BIT4), (BIT5|BIT4) \
	/*0x66[13] = 0x67[5] = 1, switch fow PAPE_G/PAPE_A 	\
	 fwom WW BB ; 0x66[12] = 0x67[4] = 1, switch WNAON fwom WW BB */},\
	{0x0025, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6, 0 \
	/*anapaw_mac<118> , 0x25[6]=0 by wwan singwe function*/},\
	{0x0049, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	/*Enabwe fawwing edge twiggewing intewwupt*/},\
	{0x0063, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	/*Enabwe GPIO9 intewwupt mode*/},\
	{0x0062, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	/*Enabwe GPIO9 input mode*/},\
	{0x0058, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, BIT0 \
	/*Enabwe HSISW GPIO[C:0] intewwupt*/},\
	{0x005A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	/*Enabwe HSISW GPIO9 intewwupt*/},\
	{0x007A, PWW_CUT_TESTCHIP_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x3A \
	/*0x7A = 0x3A stawt BT*/},\
	{0x002E, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF , 0x82  \
	/* 0x2C[23:12]=0x820 ; XTAW twim */}, \
	{0x0010, PWW_CUT_A_MSK , PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6 , BIT6  \
	/* 0x10[6]=1  */},

#define WTW8821A_TWANS_ACT_TO_CAWDEMU					\
	{0x001F, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/*0x1F[7:0] = 0 tuwn off WF*/},	\
	{0x004F, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	/*0x4C[24] = 0x4F[0] = 0, switch DPDT_SEW_P output fwom		\
	 wegistew 0x65[2] */},\
	{0x0049, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	/*Enabwe wising edge twiggewing intewwupt*/}, \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	 /*0x04[9] = 1 tuwn off MAC by HW state machine*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT1, 0 \
	 /*wait tiww 0x04[9] = 0 powwing untiw wetuwn 0 to disabwe*/},	\
	{0x0000, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5 \
	 /*0x00[5] = 1b'1 anawog Ips to digitaw ,1:isowation*/},   \
	{0x0020, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,		\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	 /*0x20[0] = 1b'0 disabwe WDOA12 MACWO bwock*/},

#define WTW8821A_TWANS_CAWDEMU_TO_SUS					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4|BIT3, (BIT4|BIT3) \
	 /*0x04[12:11] = 2b'11 enabwe WW suspend fow PCIe*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,		\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3 \
	 /*0x04[12:11] = 2b'01 enabwe WW suspend*/},	\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4 \
	 /*0x23[4] = 1b'1 12H WDO entew sweep mode*/},   \
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20 \
	 /*0x07[7:0] = 0x20 SDIO SOP option to disabwe BG/MB/ACK/SWW*/},   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3|BIT4 \
	 /*0x04[12:11] = 2b'11 enabwe WW suspend fow PCIe*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, BIT0 \
	 /*Set SDIO suspend wocaw wegistew*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, 0 \
	 /*wait powew state to suspend*/},

#define WTW8821A_TWANS_SUS_TO_CAWDEMU					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3 | BIT7, 0 \
	 /*cweaw suspend enabwe and powew down enabwe*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, 0 \
	 /*Set SDIO suspend wocaw wegistew*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, BIT1 \
	 /*wait powew state to suspend*/},\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0 \
	 /*0x23[4] = 1b'0 12H WDO entew nowmaw mode*/},   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, 0 \
	 /*0x04[12:11] = 2b'00 disabwe WW suspend*/},

#define WTW8821A_TWANS_CAWDEMU_TO_CAWDDIS				\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20 \
	 /*0x07=0x20 , SOP option to disabwe BG/MB*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,		\
	 PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, BIT3 \
	 /*0x04[12:11] = 2b'01 enabwe WW suspend*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT2, BIT2 \
	 /*0x04[10] = 1, enabwe SW WPS*/},	\
        {0x004A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 1 \
	 /*0x48[16] = 1 to enabwe GPIO9 as EXT WAKEUP*/},   \
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4 \
	 /*0x23[4] = 1b'1 12H WDO entew sweep mode*/},   \
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, BIT0 \
	 /*Set SDIO suspend wocaw wegistew*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, 0 \
	 /*wait powew state to suspend*/},

#define WTW8821A_TWANS_CAWDDIS_TO_CAWDEMU				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3 | BIT7, 0 \
	 /*cweaw suspend enabwe and powew down enabwe*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT0, 0 \
	 /*Set SDIO suspend wocaw wegistew*/},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT1, BIT1 \
	 /*wait powew state to suspend*/},\
	{0x004A, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	 /*0x48[16] = 0 to disabwe GPIO9 as EXT WAKEUP*/},   \
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT3|BIT4, 0 \
	 /*0x04[12:11] = 2b'00 disabwe WW suspend*/},\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0 \
	 /*0x23[4] = 1b'0 12H WDO entew nowmaw mode*/},   \
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	/*PCIe DMA stawt*/},

#define WTW8821A_TWANS_CAWDEMU_TO_PDN					\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, BIT4 \
	 /*0x23[4] = 1b'1 12H WDO entew sweep mode*/},   \
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,		\
	 PWW_INTF_SDIO_MSK|PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x20 \
	 /*0x07[7:0] = 0x20 SOP option to disabwe BG/MB/ACK/SWW*/},   \
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	/* 0x04[16] = 0*/},\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, BIT7 \
	/* 0x04[15] = 1*/},

#define WTW8821A_TWANS_PDN_TO_CAWDEMU				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT7, 0 \
	/* 0x04[15] = 0*/},

#define WTW8821A_TWANS_ACT_TO_WPS					\
	{0x0301, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF \
	/*PCIe DMA stop*/},	\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF \
	/*Tx Pause*/},	\
	{0x05F8, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05F9, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05FA, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x05FB, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0 \
	/*Shouwd be zewo if no packet is twansmitting*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT0, 0 \
	/*CCK and OFDM awe disabwed,and cwock awe gated*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_US \
	/*Deway 1us*/},	\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	/*Whowe BB is weset*/},	\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x03 \
	/*Weset MAC TWX*/},	\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, 0 \
	/*check if wemoved watew*/},	\
	{0x0093, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x00 \
	/*When dwivew entew Sus/ Disabwe, enabwe WOP fow BT*/},	\
	{0x0553, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT5, BIT5 \
	/*Wespond TxOK to scheduwew*/},

#define WTW8821A_TWANS_WPS_TO_ACT					\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*SDIO WPWM*/},\
	{0xFE58, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*USB WPWM*/},\
	{0x0361, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84 \
	 /*PCIe WPWM*/},\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_MS \
	 /*Deway*/},\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT4, 0 \
	 /*.	0x08[4] = 0		 switch TSF to 40M*/},\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT7, 0 \
	 /*Powwing 0x109[7]=0  TSF in 40M*/},\
	{0x0029, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT6|BIT7, 0 \
	 /*.	0x29[7:6] = 2b'00	 enabwe BB cwock*/},\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1, BIT1 \
	 /*.	0x101[1] = 1*/},\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF \
	 /*.	0x100[7:0] = 0xFF	 enabwe WMAC TWX*/},\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT1|BIT0, BIT1|BIT0 \
	 /*.	0x02[1:0] = 2b'11	 enabwe BB macwo*/},\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0 \
	 /*.	0x522 = 0*/},

#define WTW8821A_TWANS_END					\
	{0xFFFF, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	0, PWW_CMD_END, 0, 0},

extewn stwuct wwan_pww_cfg wtw8821A_powew_on_fwow
		[WTW8821A_TWANS_CAWDEMU_TO_ACT_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_wadio_off_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_cawd_disabwe_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_cawd_enabwe_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_CAWDEMU_TO_ACT_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_suspend_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_wesume_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_hwpdn_fwow
		[WTW8821A_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8821A_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_entew_wps_fwow
		[WTW8821A_TWANS_ACT_TO_WPS_STEPS +
		 WTW8821A_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8821A_weave_wps_fwow
		[WTW8821A_TWANS_WPS_TO_ACT_STEPS +
		 WTW8821A_TWANS_END_STEPS];

/*WTW8812 Powew Configuwation CMDs fow PCIe intewface*/
#define WTW8812_NIC_PWW_ON_FWOW			wtw8812_powew_on_fwow
#define WTW8812_NIC_WF_OFF_FWOW			wtw8812_wadio_off_fwow
#define WTW8812_NIC_DISABWE_FWOW		wtw8812_cawd_disabwe_fwow
#define WTW8812_NIC_ENABWE_FWOW			wtw8812_cawd_enabwe_fwow
#define WTW8812_NIC_SUSPEND_FWOW		wtw8812_suspend_fwow
#define WTW8812_NIC_WESUME_FWOW			wtw8812_wesume_fwow
#define WTW8812_NIC_PDN_FWOW			wtw8812_hwpdn_fwow
#define WTW8812_NIC_WPS_ENTEW_FWOW		wtw8812_entew_wps_fwow
#define WTW8812_NIC_WPS_WEAVE_FWOW		wtw8812_weave_wps_fwow

/* WTW8821 Powew Configuwation CMDs fow PCIe intewface */
#define WTW8821A_NIC_PWW_ON_FWOW		wtw8821A_powew_on_fwow
#define WTW8821A_NIC_WF_OFF_FWOW		wtw8821A_wadio_off_fwow
#define WTW8821A_NIC_DISABWE_FWOW		wtw8821A_cawd_disabwe_fwow
#define WTW8821A_NIC_ENABWE_FWOW		wtw8821A_cawd_enabwe_fwow
#define WTW8821A_NIC_SUSPEND_FWOW		wtw8821A_suspend_fwow
#define WTW8821A_NIC_WESUME_FWOW		wtw8821A_wesume_fwow
#define WTW8821A_NIC_PDN_FWOW			wtw8821A_hwpdn_fwow
#define WTW8821A_NIC_WPS_ENTEW_FWOW		wtw8821A_entew_wps_fwow
#define WTW8821A_NIC_WPS_WEAVE_FWOW		wtw8821A_weave_wps_fwow

#endif
