(define-fun assumption.0 ((is_alu_reg_imm (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (rvfi_halt (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_trace (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bge (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_xori (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lui (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_add (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_setq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv0 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.1 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_and (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_retirq (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_compr (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv0 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.2 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdcycle (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_and (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_compr (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.3 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdcycle (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_compr (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.4 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_auipc (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xor (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.5 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_setq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.6 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.7 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sll (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_and (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_slli (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_compr (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xor (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.8 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_compr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xor (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.9 ((irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_getq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_compr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_xor (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (irq_delay (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.10 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_rs1_addr (_ BitVec 5)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_auipc (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.11 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_rs1_addr (_ BitVec 5)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_or (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_beq (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.12 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_rs1_addr (_ BitVec 5)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bge (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_next (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv1 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.13 ((irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sltu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_slt (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_srai (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_setq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_compare (_ BitVec 1)) (trap (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.14 ((irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_slti (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sltiu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_slli (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_rd (_ BitVec 5)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (instr_retirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.15 ((instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_slti (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_rs1_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lui (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trap (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_sll (_ BitVec 1)) (mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.16 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (rvfi_rs1_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_lui (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_sll (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.17 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sll (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_rs1_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (trap (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.18 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_compr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sll (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_rs2_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.19 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_setq (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_compr (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_halt (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.20 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mem_wmask (_ BitVec 4)) (instr_setq (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_intr (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.21 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_store (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.22 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_lw (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.23 ((instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sb (_ BitVec 1)) (mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.24 ((instr_rdcycleh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trap (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sb (_ BitVec 1)) (mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.25 ((instr_rdcycle (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_lb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_trap (_ bv0 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.26 ((instr_ori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_state (_ BitVec 2)) (latched_is_lu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bgeu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (trap (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv3 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.27 ((instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.28 ((instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (cpu_state (_ BitVec 8)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.29 ((instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cpu_state (_ BitVec 8)) (mem_wstrb (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.30 ((instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cpu_state (_ BitVec 8)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.31 ((instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.32 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bne (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.33 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.34 ((instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.35 ((instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (irq_active (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.36 ((instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.37 ((instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_xor (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_ori (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.38 ((instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_srli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_timer (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.39 ((instr_auipc (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_srli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sltiu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.40 ((instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_srai (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sltiu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.41 ((instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sra (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sltiu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.42 ((instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_timer (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_store (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.43 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_timer (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.44 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_branch (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_timer (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.45 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_timer (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_sltu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.46 ((instr_add (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (irq_active (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_sb_sh_sw (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.47 ((instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lbu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdinstrh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.48 ((instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdinstrh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.49 ((instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (irq_active (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.50 ((instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_slti (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (irq_active (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.51 ((instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sll (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bne (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.52 ((instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sll (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.53 ((instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_blt (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.54 ((instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.55 ((instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.56 ((instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_beq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.57 ((instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.58 ((instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_and (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.59 ((instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lbu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.60 ((instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (irq_active (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_ori (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.61 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_jalr (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_or (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.62 ((instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_maskirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdinstrh (_ BitVec 1)) (instr_getq (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.63 ((instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdinstrh (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.64 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_branch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_retirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.65 ((instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_branch (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.66 ((instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (cpu_state (_ BitVec 8)) (irq_active (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.67 ((instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lbu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.68 ((instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_lw (_ BitVec 1)) (irq_active (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_sb_sh_sw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.69 ((instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_sll_srl_sra (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.70 ((instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_add (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.71 ((instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_branch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_store (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bne (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.72 ((instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.73 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_blt (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_store (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.74 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_branch (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.75 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bge (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.76 ((instr_add (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_retirq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.77 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bltu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.78 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_and (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bltu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.79 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_addi (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bltu (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.80 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_add (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_retirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.81 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.82 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cpu_state (_ BitVec 8)) (decoder_trigger (_ BitVec 1)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.83 ((irq_active (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (decoder_trigger (_ BitVec 1)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.84 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (decoder_trigger (_ BitVec 1)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.85 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.86 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (cpu_state (_ BitVec 8)) (decoder_trigger (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.87 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.88 ((irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_store (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.89 ((instr_retirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.90 ((instr_retirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.91 ((instr_retirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (is_lui_auipc_jal (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.92 ((cpu_state (_ BitVec 8)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.93 ((trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= irq_active (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.94 ((trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.95 ((trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.96 ((trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.97 ((trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_mode (_ BitVec 2)) (latched_store (_ BitVec 1)) (latched_branch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_store (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.98 ((trace_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_jal (_ BitVec 1)) (mem_do_rinst (_ BitVec 1))) Bool (and (and true (or (or (not (= (_ bv1 1) decoder_trigger)) (not (= (_ bv1 1) instr_jal))) (not (= mem_do_rinst (ite (= decoder_trigger (_ bv1 1)) (ite (= instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= latched_store (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.99 ((trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cpu_state (_ BitVec 8))) Bool (and (and true (or (not (= (_ bv1 1) mem_do_rinst)) (not (= mem_do_rinst (bvand (bvcomp cpu_state ((_ zero_extend 1) (_ bv64 7))) decoder_trigger))))) (not (and (and (and (and (and (and (and (= cpu_state (_ bv64 8)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))))))
(define-fun assumption.100 ((is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bge (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_blt (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bne (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_lb (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_setq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sll (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sh (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_state (_ BitVec 2)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv0 1))) (= mem_wordsize (_ bv3 2))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.101 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_xor (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_intr (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (trap (_ BitVec 1)) (latched_compr (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_rs2_addr (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_getq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_store (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.102 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (instr_xor (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_getq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_store (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_trace (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.103 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (instr_xor (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (cpu_state (_ BitVec 8)) (latched_stalu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_store (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_trace (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_sltiu_bltu_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.104 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srli (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_timer (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_store (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_trace (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.105 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_srl (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_srli (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_timer (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (cpu_state (_ BitVec 8)) (latched_trace (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.106 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srai (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srl (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srli (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoder_trigger (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_sw (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_trace (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.107 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srai (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srl (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_sub (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (cpu_state (_ BitVec 8)) (last_mem_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_trace (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.108 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srai (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cpu_state (_ BitVec 8)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (last_mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.109 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_compr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (trap (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.110 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_compr (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srai (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lb (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_srl (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (trap (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_trap (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.111 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_sra (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (trap (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.112 ((instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sra (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (irq_active (_ BitVec 1)) (trap (_ BitVec 1)) (mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.113 ((instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (decoder_trigger (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.114 ((instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_sb_sh_sw (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_compr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (decoder_trigger (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.115 ((instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_sb_sh_sw (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_compr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (decoder_trigger (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.116 ((instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.117 ((instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_do_wdata (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.118 ((instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_srl (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.119 ((instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_srl (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trap (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.120 ((instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_compr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_srl (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trap (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.121 ((instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (irq_delay (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_xor (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slti (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.122 ((instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_trace (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (instr_slti (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_slt (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.123 ((instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_trace (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_slt (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trap (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.124 ((instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bge (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (compressed_instr (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sll (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.125 ((instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sll (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_setq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slti (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_rd (_ BitVec 5)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.126 ((instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sh (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (cpu_state (_ BitVec 8)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sll (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_slti (_ BitVec 1)) (trap (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (latched_rd (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.127 ((instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_setq (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_sb (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (cpu_state (_ BitVec 8)) (mem_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_sll (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_slt (_ BitVec 1)) (trap (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sub (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.128 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_branch (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_retirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sll (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_andi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.129 ((instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sll (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_retirq (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_and (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.130 ((instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sll (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdinstr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.131 ((instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_setq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoded_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_add (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.132 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (trap (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.133 ((instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_beq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_ori (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.134 ((instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bge (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.135 ((instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_or (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoded_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_maskirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.136 ((instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_maskirq (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lw (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.137 ((instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_srli (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lui (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.138 ((instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (reg_sh (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lui (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_or (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.139 ((instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_add (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lhu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.140 ((instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lb (_ BitVec 1)) (reg_sh (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lbu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.141 ((instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lbu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lb (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.142 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_jal (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jalr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.143 ((do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_branch (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_getq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.144 ((decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.145 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (latched_branch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bne (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bltu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.146 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_branch (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bne (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bltu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_blt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.147 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_branch (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bltu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.148 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_blt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bge (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.149 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bge (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_beq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.150 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_bge (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.151 ((dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srl (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_auipc (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (instr_andi (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.152 ((cached_insn_rs2 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_srl (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_andi (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (reg_sh (_ BitVec 5)) (instr_and (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.153 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_reg (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.154 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (instr_timer (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_reg (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.155 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_timer (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.156 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_reg (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_xor (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.157 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_srl (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_xor (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.158 ((irq_state (_ BitVec 2)) (mem_wstrb (_ BitVec 4)) (decoded_rs2 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_auipc (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_srli (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.159 ((irq_state (_ BitVec 2)) (mem_wstrb (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.160 ((irq_state (_ BitVec 2)) (mem_wstrb (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.161 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sra (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_srl (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sb (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.162 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (instr_sh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_srl (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_store (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sra (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_lw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.163 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_srl (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.164 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_xori (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.165 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_wdata (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.166 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (instr_sltu (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.167 ((irq_state (_ BitVec 2)) (cached_insn_rs2 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (instr_sh (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.168 ((irq_state (_ BitVec 2)) (cached_insn_rs1 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.169 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.170 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_instr (_ BitVec 1)) (reg_sh (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_lw (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_branch (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.171 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (latched_trace (_ BitVec 1)) (reg_sh (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.172 ((irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (reg_sh (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_mem_wmask (_ BitVec 4)) (latched_stalu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.173 ((do_waitirq (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trap (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (reg_sh (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (latched_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.174 ((decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (trap (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (reg_sh (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.175 ((decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (reg_sh (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (trap (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.176 ((decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (latched_rd (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (mem_do_rdata (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.177 ((decoder_pseudo_trigger_q (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (trap (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.178 ((do_waitirq (_ BitVec 1)) (reg_sh (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.179 ((decoder_pseudo_trigger_q (_ BitVec 1)) (reg_sh (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.180 ((decoder_pseudo_trigger_q (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (reg_sh (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.181 ((dbg_irq_call (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (rvfi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.182 ((cached_insn_rs2 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (trap (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (reg_sh (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.183 ((mem_do_wdata (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.184 ((mem_do_wdata (_ BitVec 1)) (instr_lw (_ BitVec 1)) (reg_sh (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.185 ((mem_do_wdata (_ BitVec 1)) (instr_lw (_ BitVec 1)) (reg_sh (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_rd (_ BitVec 5)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= irq_state (_ bv3 2))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.186 ((is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (reg_sh (_ BitVec 5)) (instr_sb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_jal (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_rd (_ bv0 5))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= reg_sh (_ bv0 5))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.187 ((instr_sb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_mem_wmask (_ BitVec 4)) (instr_jal (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_wstrb (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.188 ((instr_jal (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.189 ((instr_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.190 ((instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.191 ((do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.192 ((decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.193 ((decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.194 ((decoder_pseudo_trigger_q (_ BitVec 1)) (instr_sh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= dbg_irq_call (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv1 5))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.195 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= dbg_irq_call (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs2 (_ bv1 5))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.196 ((decoder_pseudo_trigger_q (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= dbg_irq_call (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.197 ((trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.198 ((trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sw (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.199 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_sh (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.200 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.201 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= instr_sb (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.202 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.203 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv1 1))))))
(define-fun assumption.204 ((is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bge (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bltu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (instr_bne (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (instr_or (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (cpu_state (_ BitVec 8)) (dbg_irq_enter (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_and (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv16 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv1 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv1 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv0 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv0 1))) (= instr_and (_ bv0 1))) (= instr_andi (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv0 1))) (= instr_bltu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv0 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv0 1))) (= instr_slli (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv0 1))) (= instr_sltiu (_ bv0 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv0 1))) (= instr_srai (_ bv0 1))) (= instr_srl (_ bv0 1))) (= instr_srli (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv0 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv0 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.205 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_ori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_timer (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bge (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (latched_compr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_state (_ BitVec 2)) (rvfi_rs2_addr (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (mem_instr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_branch (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.206 ((dbg_irq_enter (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (last_mem_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (trap (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bge (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= clear_prefetched_high_word_q (_ bv1 1))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.207 ((dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (trap (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (irq_active (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_lb (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_branch (_ BitVec 1)) (instr_ori (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (latched_store (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bge (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= mem_wstrb (_ bv0 4))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.208 ((is_alu_reg_imm (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (irq_active (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (irq_delay (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (mem_la_secondword (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_bge (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (trap (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.209 ((is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (irq_active (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (is_lbu_lhu_lw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.210 ((is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (irq_active (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (latched_store (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.211 ((instr_slt (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_sub (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_store (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (irq_active (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.212 ((irq_state (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_bge (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.213 ((irq_state (_ BitVec 2)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_slt (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bge (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.214 ((irq_state (_ BitVec 2)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bge (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slt (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.215 ((instr_rdcycle (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sltu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slt (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.216 ((instr_lhu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_bge (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (irq_active (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.217 ((instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_trigger_q (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.218 ((instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bge (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.219 ((instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_alu_reg_reg (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.220 ((instr_jal (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.221 ((instr_auipc (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_alu_reg_imm (_ bv0 1))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.222 ((do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.223 ((decoder_trigger_q (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cached_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.224 ((decoded_rs2 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_la_secondword (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.225 ((dbg_valid_insn (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_jal (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= latched_trace (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.226 ((dbg_valid_insn (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_stalu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.227 ((is_slli_srli_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (latched_is_lu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (instr_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.228 ((is_slli_srli_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (instr_jal (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.229 ((is_slli_srli_srai (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_xori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.230 ((is_slli_srli_srai (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sub (_ BitVec 1)) (irq_state (_ BitVec 2)) (trace_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.231 ((is_slli_srli_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sub (_ BitVec 1)) (irq_state (_ BitVec 2)) (trace_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.232 ((instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.233 ((instr_sub (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.234 ((instr_sub (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.235 ((instr_sub (_ BitVec 1)) (instr_xori (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.236 ((instr_rdinstrh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_jal (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.237 ((instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sub (_ bv1 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.238 ((instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.239 ((instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= irq_state (_ bv1 2))) (= mem_do_prefetch (_ bv0 1))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.240 ((do_waitirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= irq_state (_ bv1 2))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.241 ((decoder_trigger_q (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= irq_state (_ bv1 2))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.242 ((dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= irq_state (_ bv1 2))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.243 ((trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= irq_state (_ bv1 2))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.244 ((trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= irq_state (_ bv1 2))) (= pcpi_valid (_ bv0 1))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.245 ((trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= irq_state (_ bv1 2))) (= q_insn_rs1 (_ bv0 5))) (= q_insn_rs2 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.246 ((trap (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= irq_state (_ bv1 2))) (= q_insn_rs1 (_ bv0 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.247 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= irq_state (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.248 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1))) Bool (and (and true (not (= (_ bv1 1) ((_ extract 0 0) irq_state)))) (not (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= irq_state (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.249 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_xori (_ BitVec 1)) (latched_branch (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_addi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_wordsize (_ BitVec 2)) (instr_sw (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_state (_ BitVec 2)) (mem_la_secondword (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_andi (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_ori (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv0 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv1 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv1 1))) (= dbg_next (_ bv1 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv1 5))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv0 1))) (= decoder_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv0 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv1 1))) (= latched_compr (_ bv0 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv1 1))) (= mem_do_rinst (_ bv0 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv0 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.250 ((instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_sra (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_blt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_intr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_mem_rmask (_ BitVec 4)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_bge (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (mem_do_wdata (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_la_firstword_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_compare (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv0 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.251 ((instr_rdinstrh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_ori (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_addi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (reg_sh (_ BitVec 5)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.252 ((instr_bgeu (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_sb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sh (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (irq_delay (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (latched_rd (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bne (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (rvfi_intr (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoder_trigger_q (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_compare (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_blt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sll (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.253 ((instr_bge (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slti (_ BitVec 1)) (irq_delay (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (latched_rd (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_intr (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (rvfi_mem_rmask (_ BitVec 4)) (decoder_pseudo_trigger (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_compare (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_blt (_ BitVec 1)) (trap (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_sll (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sh (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.254 ((do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_slli (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_andi (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.255 ((decoder_pseudo_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_trace (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_addi (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_and (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_wstrb (_ BitVec 4)) (instr_andi (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (irq_active (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_srai (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_ori (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.256 ((decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_addi (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_and (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_delay (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_xor (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_or (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.257 ((dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_ori (_ BitVec 1)) (trap (_ BitVec 1)) (latched_rd (_ BitVec 5)) (rvfi_mem_wmask (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_addi (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_slti_blt_slt (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoded_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rs1 (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv4 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.258 ((irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_xori (_ BitVec 1)) (latched_branch (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_is_lu (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_rd (_ BitVec 5)) (rvfi_halt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_addi (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_wordsize (_ BitVec 2)) (mem_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bge (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_or (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (decoder_trigger (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv0 1))) (= compressed_instr (_ bv1 1))) (= cpu_state (_ bv64 8))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv0 1))) (= instr_slli (_ bv0 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv0 1))) (= instr_srli (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slli_srli_srai (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv0 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv0 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.259 ((instr_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_rs1_addr (_ BitVec 5)) (clear_prefetched_high_word_q (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_blt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_and (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_andi (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (cached_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv0 1))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.260 ((instr_rdcycleh (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (instr_lw (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_and (_ BitVec 1)) (mem_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (dbg_next (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_timer (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_irq_enter (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.261 ((instr_rdcycle (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_slt (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bltu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (cached_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_timer (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.262 ((instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sltiu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_blt (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_and (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.263 ((instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_delay (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_slti (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sub (_ BitVec 1)) (latched_trace (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv30 5))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.264 ((instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bne (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.265 ((instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bltu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_blt (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.266 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_blt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.267 ((instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (cached_insn_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trap (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.268 ((instr_getq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (cached_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.269 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (instr_andi (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_addi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.270 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_and (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (trap (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= dbg_irq_call (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.271 ((instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_ori (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_wordsize (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_slt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_slti (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.272 ((instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_or (_ BitVec 1)) (instr_ori (_ BitVec 1)) (irq_delay (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_slt (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (trap (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.273 ((instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_maskirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (latched_trace (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_addi (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.274 ((instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_add (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_srai (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_slt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slti (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.275 ((instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_lhu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_sra (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_slti (_ BitVec 1)) (trap (_ BitVec 1)) (instr_blt (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.276 ((instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_ori (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_or (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_next (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_add (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_slt (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.277 ((instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_lbu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slti (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_or (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_next (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_ori (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.278 ((instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_maskirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (trap (_ BitVec 1)) (instr_andi (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.279 ((instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (trap (_ BitVec 1)) (instr_and (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_getq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.280 ((instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lhu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lh (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.281 ((instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (trap (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_blt (_ BitVec 1)) (instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.282 ((instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (irq_active (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_next (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_getq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_blt (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_blt (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.283 ((do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_maskirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_beq (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.284 ((dbg_next (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_maskirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_lui_auipc_jal (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_beq (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.285 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.286 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.287 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (trap (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.288 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_maskirq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (trap (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.289 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_getq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.290 ((is_alu_reg_imm (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_getq (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.291 ((is_alu_reg_imm (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_getq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bne (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_add (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.292 ((is_alu_reg_imm (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_add (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.293 ((is_alu_reg_imm (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_slt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_add (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.294 ((is_alu_reg_imm (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_beq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.295 ((is_alu_reg_imm (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_add (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sb (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.296 ((is_alu_reg_reg (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_add (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.297 ((is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_xor (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_timer (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_add (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.298 ((is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs1val_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.299 ((is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_trace (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_state (_ BitVec 2)) (mem_instr (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.300 ((irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sub (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_active (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.301 ((irq_state (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (trace_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sltu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_active (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.302 ((instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (trap (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sltu (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_trace (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.303 ((instr_rdcycleh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_compare (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bne (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.304 ((instr_rdcycle (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (irq_state (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sub (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_beq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_bgeu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.305 ((instr_rdcycle (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (irq_state (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= latched_is_lh (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.306 ((instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sltu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (trap (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.307 ((instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_compare (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (irq_active (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.308 ((instr_bne (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_active (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.309 ((instr_bgeu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sb (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.310 ((instr_beq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.311 ((do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_sb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstr (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycle (_ bv0 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.312 ((dbg_valid_insn (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycleh (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.313 ((dbg_rs2val_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.314 ((dbg_rs1val_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (rvfi_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_sb (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_rdinstr (_ bv0 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.315 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.316 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (is_compare (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_sh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.317 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.318 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_instr (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_compare (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_lw (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.319 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (prefetched_high_word (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_rs2val_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.320 ((is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_mem_rmask (_ BitVec 4)) (is_compare (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.321 ((is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (dbg_rs1val_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.322 ((is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.323 ((is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (trap (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= prefetched_high_word (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.324 ((mem_instr (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (trap (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.325 ((instr_xor (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_sub (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.326 ((instr_xor (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sub (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv1 1)) (= dbg_valid_insn (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_xor (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= mem_do_rinst (_ bv1 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.327 ((instr_auipc (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (trap (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_bne (_ BitVec 1))) Bool (and (and (and true (or (or (not (= (_ bv1 1) instr_bne)) (not (= (_ bv5 3) (concat instr_jal (concat instr_auipc instr_lui))))) (= instr_xor instr_auipc))) (or (not (= (_ bv1 1) instr_bne)) (not (= (_ bv1 1) instr_xor)))) (not (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= do_waitirq (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bgeu (_ bv0 1))) (= instr_bne (_ bv1 1))) (= instr_xor (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.328 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_enter (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdinstr (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_addi (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv2 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv1 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv1 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv0 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv1 1))) (= instr_setq (_ bv1 1))) (= instr_sh (_ bv1 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xor (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_compare (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_slti_blt_slt (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv1 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv2 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.329 ((is_alu_reg_imm (_ BitVec 1)) (instr_lb (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_srai (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (cpu_state (_ BitVec 8)) (irq_delay (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoder_trigger (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_next (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (mem_state (_ BitVec 2)) (latched_trace (_ BitVec 1)) (irq_active (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lw (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_stalu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_rd (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_sw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_srli (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv2 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_delay (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.330 ((instr_getq (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_lb (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_lui (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_store (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_rs1val_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoder_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lbu_lhu_lw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (instr_srai (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_slli (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (last_mem_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (rvfi_rs1_addr (_ BitVec 5)) (rvfi_rd_addr (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv2 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv1 1))) (= dbg_rs2val_valid (_ bv1 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_getq (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_lw (_ bv1 1))) (= instr_maskirq (_ bv1 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_waitirq (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_active (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lu (_ bv1 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_do_wdata (_ bv1 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.331 ((is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (decoded_rs1 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_next (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_instr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.332 ((is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (trap (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_mem_wmask (_ BitVec 4)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.333 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xori (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.334 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (rvfi_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (prefetched_high_word (_ BitVec 1)) (trap (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_instr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.335 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (prefetched_high_word (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_la_firstword_reg (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (decoded_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.336 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_la_firstword_reg (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (dbg_next (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (trap (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.337 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_state (_ BitVec 2)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_slli (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (trap (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= pcpi_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.338 ((irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_pseudo_trigger (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.339 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.340 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srai (_ BitVec 1)) (mem_state (_ BitVec 2)) (dbg_next (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_lui (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lb (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (trap (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_srli (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= latched_store (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.341 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_slli (_ BitVec 1)) (mem_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (last_mem_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_lh (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (trap (_ BitVec 1)) (instr_jal (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_srai (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= last_mem_valid (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.342 ((instr_lui (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_lb (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_lh (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.343 ((instr_lh (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_lb (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.344 ((instr_lb (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_next (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_slli (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.345 ((instr_jalr (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sw (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_rdinstrh (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.346 ((instr_jal (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_lb (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_srli (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (trap (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_rdinstr (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.347 ((instr_bgeu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_next (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_srli (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_bgeu (_ bv1 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.348 ((instr_auipc (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_slli_srli_srai (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_next (_ BitVec 1)) (trap (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= decoder_trigger_q (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.349 ((instr_auipc (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srli (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.350 ((instr_auipc (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_instr (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.351 ((do_waitirq (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_srli (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_slli_srli_srai (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= is_slli_srli_srai (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.352 ((decoder_pseudo_trigger (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (is_sll_srl_sra (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lh (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1)) (mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.353 ((decoder_pseudo_trigger (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (instr_lh (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (q_insn_rs2 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (trap (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.354 ((decoder_pseudo_trigger (_ BitVec 1)) (mem_state (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_valid (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (q_insn_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_sw (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_jal (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_lh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_srli (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.355 ((decoded_rd (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_sw (_ BitVec 1)) (instr_srli (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_lb (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (trap (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.356 ((dbg_valid_insn (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_next (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_jal (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_srli (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lb (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_lh (_ BitVec 1)) (trap (_ BitVec 1)) (instr_xori (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_srli (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.357 ((mem_do_rinst (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lui (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_lb (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_jal (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jal (_ bv1 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.358 ((mem_do_rinst (_ BitVec 1)) (instr_lh (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (decoded_rd (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.359 ((mem_do_rinst (_ BitVec 1)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lui (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (trap (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_lui (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.360 ((mem_do_rinst (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoder_pseudo_trigger (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_next (_ bv0 1)) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.361 ((mem_do_rinst (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.362 ((is_sll_srl_sra (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (irq_state (_ BitVec 2)) (q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= q_insn_rs1 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.363 ((is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_state (_ BitVec 2)) (trap (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= is_sll_srl_sra (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.364 ((instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_lb (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_rdata (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_lh (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lh (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.365 ((instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_state (_ BitVec 2)) (instr_jalr (_ BitVec 1)) (irq_state (_ BitVec 2)) (decoded_rd (_ BitVec 5)) (mem_do_rdata (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.366 ((instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_state (_ BitVec 2)) (irq_state (_ BitVec 2)) (mem_do_rdata (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trap (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_jalr (_ bv1 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.367 ((instr_xori (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_state (_ BitVec 2)) (irq_state (_ BitVec 2)) (mem_do_rdata (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.368 ((do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_do_rinst (_ BitVec 1)) (mem_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (decoded_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= mem_valid (_ bv1 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.369 ((decoder_pseudo_trigger (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_state (_ BitVec 2)) (decoded_rs2 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_prefetch (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (mem_do_rinst (_ BitVec 1)) (irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_xori (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.370 ((decoded_rs2 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (decoded_rs1 (_ BitVec 5)) (rvfi_valid (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_state (_ BitVec 2)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (mem_do_rinst (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoded_rd (_ bv30 5))) (= decoded_rs1 (_ bv3 5))) (= decoded_rs2 (_ bv16 5))) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_xori (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv0 1))) (= mem_state (_ bv1 2))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.371 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_rdata (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.372 ((trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (= dbg_valid_insn (_ bv1 1)) (= decoder_pseudo_trigger (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.373 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (trap (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (instr_sb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_bge (_ BitVec 1)) (dbg_irq_enter (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv8 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_irq_enter (_ bv1 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv11 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slli_srli_srai (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_trap (_ bv1 1))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.374 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_rs2_addr (_ BitVec 5)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_or (_ BitVec 1)) (clear_prefetched_high_word_q (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_beq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sh (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_sll (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= clear_prefetched_high_word_q (_ bv1 1))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv8 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv11 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slli_srli_srai (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_rs2_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.375 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_rs1_addr (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (cpu_state (_ BitVec 8)) (latched_rd (_ BitVec 5)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (instr_sw (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_ori (_ BitVec 1)) (compressed_instr (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_andi (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_sb (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_sll (_ BitVec 1)) (instr_slli (_ BitVec 1)) (instr_slt (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (instr_slti (_ BitVec 1)) (decoded_rs1 (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (instr_srli (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (mem_do_wdata (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= compressed_instr (_ bv0 1))) (= cpu_state (_ bv8 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs1 (_ bv11 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slli_srli_srai (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_rs1_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.376 ((is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lbu_lhu_lw (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_timer (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_slti_blt_slt (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_compr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_andi (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bgeu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (reg_sh (_ BitVec 5)) (latched_stalu (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (do_waitirq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoded_rs2 (_ BitVec 5)) (instr_srli (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_la_firstword_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mem_wmask (_ BitVec 4)) (instr_getq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sll_srl_sra (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (mem_valid (_ BitVec 1)) (decoder_trigger_q (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_jal (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_retirq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_sb (_ BitVec 1)) (cpu_state (_ BitVec 8)) (instr_rdcycleh (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_ori (_ BitVec 1)) (cached_insn_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_bge (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_setq (_ BitVec 1)) (instr_add (_ BitVec 1)) (instr_jalr (_ BitVec 1)) (instr_sh (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sll (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (instr_slli (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_slt (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_slti (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_sra (_ BitVec 1)) (instr_srai (_ BitVec 1)) (instr_srl (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_trace (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (mem_do_rinst (_ BitVec 1)) (decoded_rd (_ BitVec 5)) (mem_do_wdata (_ BitVec 1)) (mem_do_rdata (_ BitVec 1)) (mem_state (_ BitVec 2)) (decoder_trigger (_ BitVec 1)) (latched_branch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_and (_ BitVec 1)) (is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs1 (_ bv0 5)) (= cached_insn_rs2 (_ bv0 5))) (= cpu_state (_ bv8 8))) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoded_rd (_ bv0 5))) (= decoded_rs2 (_ bv0 5))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= decoder_trigger (_ bv0 1))) (= decoder_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_add (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_jalr (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_retirq (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_slt (_ bv1 1))) (= instr_slti (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lbu_lhu_lw (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_sll_srl_sra (_ bv0 1))) (= is_slli_srli_srai (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_branch (_ bv0 1))) (= latched_compr (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_stalu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_rdata (_ bv0 1))) (= mem_do_rinst (_ bv1 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_firstword_reg (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_state (_ bv2 2))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mem_wmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.377 ((irq_state (_ BitVec 2)) (instr_andi (_ BitVec 1)) (instr_sh (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_sll (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (instr_slli (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sra (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_srai (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_srl (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (pcpi_valid (_ BitVec 1)) (reg_sh (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (instr_sw (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (dbg_rs2val_valid (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (mem_valid (_ BitVec 1)) (mem_wordsize (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_rdcycleh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_jal (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_or (_ BitVec 1)) (cached_insn_rs2 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (decoder_pseudo_trigger_q (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_addi (_ BitVec 1)) (instr_and (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_srli (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_xori (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (trap (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_setq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (mem_do_wdata (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_sb (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_trace (_ BitVec 1)) (irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= cached_insn_rs2 (_ bv0 5)) (= dbg_irq_call (_ bv0 1))) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= decoder_pseudo_trigger_q (_ bv1 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_jal (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sll (_ bv1 1))) (= instr_slli (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sra (_ bv1 1))) (= instr_srai (_ bv1 1))) (= instr_srl (_ bv1 1))) (= instr_srli (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_do_wdata (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wordsize (_ bv0 2))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= reg_sh (_ bv19 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.378 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_delay (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_rs1val_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_rs2val_valid (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_rs1val_valid (_ bv0 1))) (= dbg_rs2val_valid (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.379 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_addi (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_and (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_addi (_ bv1 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.380 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_getq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_and (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_andi (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_and (_ bv1 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.381 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_getq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bge (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_andi (_ bv1 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.382 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lb (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_bge (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_bgeu (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bgeu (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.383 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_or (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_blt (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_blt (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.384 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_alu_reg_imm (_ BitVec 1)) (instr_ori (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_timer (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bltu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bltu (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.385 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_timer (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_auipc (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_getq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_lb (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_getq (_ bv0 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.386 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_timer (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_lb (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lb (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.387 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_bne (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lh (_ bv1 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.388 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_maskirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_bge (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_rd (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_maskirq (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.389 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_ori (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_bge (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_ori (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.390 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycleh (_ BitVec 1)) (is_compare (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (trap (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bne (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdcycleh (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.391 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_rdcycle (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_instr (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_next (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_bge (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_sb (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sb (_ bv0 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.392 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_lw (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_sw (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trap (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_bne (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_store (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_beq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_setq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdinstr (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_setq (_ bv0 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.393 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (irq_delay (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_bge (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_sh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_store (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_rdcycle (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lw (_ BitVec 1)) (irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sh (_ bv0 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.394 ((instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sltiu (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_next (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_or (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lui (_ BitVec 1)) (irq_state (_ BitVec 2)) (irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltiu (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.395 ((dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sw (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sub (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstr (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_bge (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_sltu (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_rdinstrh (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (trace_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_or (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (irq_state (_ BitVec 2)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_sw (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.396 ((dbg_next (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_timer (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_rd (_ BitVec 5)) (instr_beq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_or (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (irq_state (_ BitVec 2)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_timer (_ bv0 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.397 ((latched_is_lh (_ BitVec 1)) (instr_sub (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_next (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_or (_ BitVec 1)) (latched_trace (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_sltiu_bltu_sltu (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstrh (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_delay (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_xor (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bne (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lw (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_store (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= is_sltiu_bltu_sltu (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.398 ((latched_is_lh (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lw (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (last_mem_valid (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdinstr (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_beq (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (trap (_ BitVec 1)) (latched_store (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_sub (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= last_mem_valid (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.399 ((latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_halt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_rdcycle (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (trap (_ BitVec 1)) (latched_store (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (instr_sltu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_halt (_ bv1 1))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.400 ((latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_intr (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_or (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (trace_valid (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_intr (_ bv1 1))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.401 ((is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mem_rmask (_ BitVec 4)) (instr_lw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (trap (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mem_rmask (_ bv0 4))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.402 ((latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_lw (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_beq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_rd_addr (_ BitVec 5)) (irq_delay (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_rd_addr (_ bv0 5))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.403 ((irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_sltu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lui (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_beq (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_instr (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sltu (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.404 ((irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lhu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_bge (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (irq_delay (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lw (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_sub (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_or (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_delay (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.405 ((irq_state (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lui_auipc_jal (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_lbu (_ BitVec 1)) (latched_trace (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (irq_active (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_sub (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_slti_blt_slt (_ BitVec 1)) (instr_lw (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= is_slti_blt_slt (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.406 ((irq_state (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bne (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_valid (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_compare (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.407 ((latched_is_lh (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_or (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bge (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lui_auipc_jal (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_state (_ BitVec 2)) (dbg_valid_insn (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal (_ bv0 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.408 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_compare (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_rdinstrh (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_rdinstrh (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.409 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_compare (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdinstr (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_or (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_rdinstr (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.410 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (dbg_next (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_compare (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_bge (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_rdcycle (_ BitVec 1)) (instr_or (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (latched_store (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_bne (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_rdcycle (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.411 ((irq_state (_ BitVec 2)) (pcpi_valid (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (irq_active (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (latched_is_lh (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_rd (_ BitVec 5)) (is_compare (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (latched_trace (_ BitVec 1)) (trap (_ BitVec 1)) (trace_valid (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_beq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_lw (_ BitVec 1)) (latched_store (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_bge (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_rd (_ bv0 5))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.412 ((irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (trap (_ BitVec 1)) (instr_beq (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (irq_active (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (mem_do_prefetch (_ BitVec 1)) (instr_lw (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_or (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_next (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lui (_ BitVec 1)) (latched_store (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_store (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.413 ((is_compare (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (trace_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (trap (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (pcpi_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (is_sb_sh_sw (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_lw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_reg (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (irq_state (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_next (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= pcpi_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.414 ((irq_state (_ BitVec 2)) (q_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_compare (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_sub (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xori (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lui (_ BitVec 1)) (dbg_next (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_instr (_ BitVec 1)) (latched_trace (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_beq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= latched_trace (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.415 ((irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lhu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_sb_sh_sw (_ BitVec 1)) (instr_beq (_ BitVec 1)) (instr_bne (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_auipc (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_compare (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lhu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.416 ((irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lw (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (dbg_irq_call (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (instr_bne (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (do_waitirq (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_compare (_ BitVec 1)) (trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_lw (_ bv0 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.417 ((irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_xor (_ BitVec 1)) (instr_lbu (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (mem_wstrb (_ BitVec 4)) (instr_bne (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_bge (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_next (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (decoder_pseudo_trigger (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lbu (_ bv0 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.418 ((irq_state (_ BitVec 2)) (rvfi_mode (_ BitVec 2)) (is_alu_reg_imm (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trace_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (instr_bne (_ BitVec 1)) (mem_instr (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_bge (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_or (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (latched_is_lu (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (irq_active (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= latched_is_lu (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.419 ((irq_state (_ BitVec 2)) (instr_bne (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trace_valid (_ BitVec 1)) (instr_lui (_ BitVec 1)) (mem_valid (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (latched_is_lh (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_next (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (instr_beq (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (trap (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (instr_xori (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= latched_is_lh (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.420 ((instr_bge (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bne (_ BitVec 1)) (mem_valid (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (trap (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (irq_active (_ BitVec 1)) (instr_xori (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_next (_ BitVec 1)) (latched_is_lb (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= latched_is_lb (_ bv0 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.421 ((instr_beq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_bge (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_bne (_ BitVec 1)) (instr_xori (_ BitVec 1)) (irq_active (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_xor (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (dbg_valid_insn (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (dbg_irq_call (_ BitVec 1)) (mem_wstrb (_ BitVec 4)) (prefetched_high_word (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_or (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_sub (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_active (_ bv1 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.422 ((instr_auipc (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_wstrb (_ BitVec 4)) (instr_xor (_ BitVec 1)) (instr_xori (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (instr_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (mem_instr (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lui (_ BitVec 1)) (trace_valid (_ BitVec 1)) (trap (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_or (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= mem_wstrb (_ bv1 4))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.423 ((do_waitirq (_ BitVec 1)) (mem_instr (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (is_sb_sh_sw (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_do_prefetch (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_xor (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_or (_ BitVec 1)) (instr_xori (_ BitVec 1)) (trap (_ BitVec 1)) (is_compare (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bge (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (irq_state (_ BitVec 2)) (mem_valid (_ BitVec 1)) (instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= is_sb_sh_sw (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.424 ((decoder_pseudo_trigger (_ BitVec 1)) (mem_instr (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_sub (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (instr_xori (_ BitVec 1)) (do_waitirq (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_next (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (trace_valid (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_lui (_ BitVec 1)) (instr_xor (_ BitVec 1)) (trap (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bne (_ BitVec 1)) (is_alu_reg_imm (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (prefetched_high_word (_ BitVec 1)) (instr_beq (_ BitVec 1)) (mem_valid (_ BitVec 1)) (instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_imm (_ bv1 1))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.425 ((decoder_pseudo_trigger (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_lui (_ BitVec 1)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs1 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_xor (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (is_compare (_ BitVec 1)) (instr_bne (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (trap (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs1 (_ bv1 5))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
(define-fun assumption.426 ((instr_bne (_ BitVec 1)) (is_compare (_ BitVec 1)) (rvfi_mode (_ BitVec 2)) (is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (instr_xori (_ BitVec 1)) (q_insn_rs2 (_ BitVec 5)) (mem_instr (_ BitVec 1)) (instr_waitirq (_ BitVec 1)) (instr_xor (_ BitVec 1)) (decoder_pseudo_trigger (_ BitVec 1)) (mem_la_secondword (_ BitVec 1)) (mem_do_prefetch (_ BitVec 1)) (is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (dbg_irq_call (_ BitVec 1)) (instr_lui (_ BitVec 1)) (rvfi_valid (_ BitVec 1)) (instr_or (_ BitVec 1)) (trace_valid (_ BitVec 1)) (dbg_next (_ BitVec 1)) (instr_sub (_ BitVec 1)) (trap (_ BitVec 1)) (dbg_valid_insn (_ BitVec 1)) (is_alu_reg_reg (_ BitVec 1)) (instr_bge (_ BitVec 1)) (irq_state (_ BitVec 2)) (instr_beq (_ BitVec 1)) (prefetched_high_word (_ BitVec 1)) (instr_auipc (_ BitVec 1)) (mem_valid (_ BitVec 1)) (do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= dbg_irq_call (_ bv0 1)) (= dbg_next (_ bv0 1))) (= dbg_valid_insn (_ bv1 1))) (= decoder_pseudo_trigger (_ bv0 1))) (= do_waitirq (_ bv0 1))) (= instr_auipc (_ bv0 1))) (= instr_beq (_ bv0 1))) (= instr_bge (_ bv1 1))) (= instr_bne (_ bv1 1))) (= instr_lui (_ bv1 1))) (= instr_or (_ bv1 1))) (= instr_sub (_ bv1 1))) (= instr_waitirq (_ bv0 1))) (= instr_xor (_ bv0 1))) (= instr_xori (_ bv0 1))) (= irq_state (_ bv2 2))) (= is_alu_reg_reg (_ bv1 1))) (= is_compare (_ bv0 1))) (= is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= mem_do_prefetch (_ bv0 1))) (= mem_instr (_ bv1 1))) (= mem_la_secondword (_ bv0 1))) (= mem_valid (_ bv1 1))) (= prefetched_high_word (_ bv0 1))) (= q_insn_rs2 (_ bv1 5))) (= rvfi_mode (_ bv3 2))) (= rvfi_valid (_ bv1 1))) (= trace_valid (_ bv0 1))) (= trap (_ bv0 1))))))
