Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 12 16:24:50 2022
| Host         : DESKTOP-NTH2LGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.471        0.000                      0                48551        0.035        0.000                      0                48551        3.750        0.000                       0                  5949  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.471        0.000                      0                48551        0.035        0.000                      0                48551        3.750        0.000                       0                  5949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 pixel_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.456ns (5.793%)  route 7.415ns (94.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  pixel_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  pixel_addr_reg[14]/Q
                         net (fo=24, routed)          7.415    12.982    ram0/Q[14]
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/RAM_reg_0_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.496    14.867    ram0/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/RAM_reg_0_2/CLKARDCLK
                         clock pessimism              0.187    15.054    
                         clock uncertainty           -0.035    15.019    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.453    ram0/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 pixel_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 0.456ns (6.053%)  route 7.077ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  pixel_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  pixel_addr_reg[14]/Q
                         net (fo=24, routed)          7.077    12.644    ram0/Q[14]
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/RAM_reg_1_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.495    14.866    ram0/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  ram0/RAM_reg_1_2/CLKARDCLK
                         clock pessimism              0.187    15.053    
                         clock uncertainty           -0.035    15.018    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.452    ram0/RAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 3.897ns (49.643%)  route 3.953ns (50.357%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.611     5.162    ram0/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/RAM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.034 r  ram0/RAM_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.100    ram0/RAM_reg_0_5_n_0
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.525 r  ram0/RAM_reg_1_5/DOADO[0]
                         net (fo=1, routed)           2.251    10.776    ram0/RAM_reg_1_5_n_35
    SLICE_X47Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.900 r  ram0/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.663    11.563    ram3/rgb_reg_reg[5]
    SLICE_X49Y22         LUT3 (Prop_lut3_I2_O)        0.150    11.713 r  ram3/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.974    12.686    ram1/rgb_reg_reg[5]
    SLICE_X49Y40         LUT5 (Prop_lut5_I4_O)        0.326    13.012 r  ram1/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.012    ram1_n_6
    SLICE_X49Y40         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.452    14.824    clk_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.187    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031    15.006    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 3.669ns (46.683%)  route 4.190ns (53.317%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.593     5.145    ram0/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  ram0/RAM_reg_0_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.017 r  ram0/RAM_reg_0_11/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.082    ram0/RAM_reg_0_11_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.507 r  ram0/RAM_reg_1_11/DOADO[0]
                         net (fo=1, routed)           2.454    10.961    ram0/RAM_reg_1_11_n_35
    SLICE_X49Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.085 r  ram0/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.634    11.719    ram3/rgb_reg_reg[11]
    SLICE_X49Y22         LUT3 (Prop_lut3_I2_O)        0.124    11.843 r  ram3/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           1.037    12.880    ram1/rgb_reg_reg[11]
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.004 r  ram1/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.004    ram1_n_0
    SLICE_X48Y41         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.031    15.000    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 3.865ns (49.326%)  route 3.971ns (50.674%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.614     5.165    ram0/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  ram0/RAM_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.037 r  ram0/RAM_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.103    ram0/RAM_reg_0_2_n_0
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.528 r  ram0/RAM_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.503    11.031    ram0/RAM_reg_1_2_n_35
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.124    11.155 r  ram0/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.469    11.624    ram3/rgb_reg_reg[2]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.118    11.742 r  ram3/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.933    12.675    ram1/rgb_reg_reg[2]
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.326    13.001 r  ram1/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.001    ram1_n_9
    SLICE_X49Y41         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)        0.029    15.005    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.896ns (24.089%)  route 5.975ns (75.911%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.555     5.106    clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  pixel_addr2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  pixel_addr2_reg[1]_rep/Q
                         net (fo=128, routed)         2.379     7.942    ram1/RAM_reg_12800_13055_11_11/A1
    SLICE_X52Y109        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.066 r  ram1/RAM_reg_12800_13055_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.066    ram1/RAM_reg_12800_13055_11_11/OD
    SLICE_X52Y109        MUXF7 (Prop_muxf7_I0_O)      0.241     8.307 r  ram1/RAM_reg_12800_13055_11_11/F7.B/O
                         net (fo=1, routed)           0.000     8.307    ram1/RAM_reg_12800_13055_11_11/O0
    SLICE_X52Y109        MUXF8 (Prop_muxf8_I0_O)      0.098     8.405 r  ram1/RAM_reg_12800_13055_11_11/F8/O
                         net (fo=1, routed)           0.846     9.250    ram1/RAM_reg_12800_13055_11_11_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I1_O)        0.319     9.569 r  ram1/data_o[11]_i_14/O
                         net (fo=1, routed)           0.000     9.569    ram1/data_o[11]_i_14_n_0
    SLICE_X53Y104        MUXF7 (Prop_muxf7_I0_O)      0.238     9.807 r  ram1/data_o_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.807    ram1/data_o_reg[11]_i_6_n_0
    SLICE_X53Y104        MUXF8 (Prop_muxf8_I0_O)      0.104     9.911 r  ram1/data_o_reg[11]_i_2/O
                         net (fo=1, routed)           2.750    12.661    ram1/data_o_reg[11]_i_2_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.316    12.977 r  ram1/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    12.977    ram1/data_o0[11]
    SLICE_X48Y48         FDRE                                         r  ram1/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.455    14.827    ram1/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ram1/data_o_reg[11]/C
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X48Y48         FDRE (Setup_fdre_C_D)        0.029    15.000    ram1/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[0]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 1.903ns (24.878%)  route 5.746ns (75.122%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.734     5.286    clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  pixel_addr2_reg[0]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     5.742 r  pixel_addr2_reg[0]_rep__19/Q
                         net (fo=128, routed)         2.383     8.125    ram1/RAM_reg_9984_10239_1_1/A0
    SLICE_X42Y83         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.249 r  ram1/RAM_reg_9984_10239_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.249    ram1/RAM_reg_9984_10239_1_1/OD
    SLICE_X42Y83         MUXF7 (Prop_muxf7_I0_O)      0.241     8.490 r  ram1/RAM_reg_9984_10239_1_1/F7.B/O
                         net (fo=1, routed)           0.000     8.490    ram1/RAM_reg_9984_10239_1_1/O0
    SLICE_X42Y83         MUXF8 (Prop_muxf8_I0_O)      0.098     8.588 r  ram1/RAM_reg_9984_10239_1_1/F8/O
                         net (fo=1, routed)           0.996     9.584    ram1/RAM_reg_9984_10239_1_1_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.319     9.903 r  ram1/data_o[1]_i_19/O
                         net (fo=1, routed)           0.000     9.903    ram1/data_o[1]_i_19_n_0
    SLICE_X41Y91         MUXF7 (Prop_muxf7_I1_O)      0.245    10.148 r  ram1/data_o_reg[1]_i_8/O
                         net (fo=1, routed)           0.000    10.148    ram1/data_o_reg[1]_i_8_n_0
    SLICE_X41Y91         MUXF8 (Prop_muxf8_I0_O)      0.104    10.252 r  ram1/data_o_reg[1]_i_3/O
                         net (fo=1, routed)           2.367    12.619    ram1/data_o_reg[1]_i_3_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I1_O)        0.316    12.935 r  ram1/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.935    ram1/data_o0[1]
    SLICE_X48Y52         FDRE                                         r  ram1/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.439    14.810    ram1/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  ram1/data_o_reg[1]/C
                         clock pessimism              0.188    14.998    
                         clock uncertainty           -0.035    14.963    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)        0.029    14.992    ram1/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 3.905ns (50.214%)  route 3.872ns (49.786%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.600     5.151    ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/RAM_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.023 r  ram0/RAM_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.089    ram0/RAM_reg_0_4_n_0
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.514 r  ram0/RAM_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.974    10.488    ram0/RAM_reg_1_4_n_35
    SLICE_X47Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.612 r  ram0/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.868    11.480    ram3/rgb_reg_reg[4]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.152    11.632 r  ram3/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.964    12.596    ram1/rgb_reg_reg[4]
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.332    12.928 r  ram1/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.928    ram1_n_7
    SLICE_X49Y42         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.029    15.005    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 fish_clock_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[2]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 1.248ns (16.641%)  route 6.252ns (83.359%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  fish_clock_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  fish_clock_reg[20]/Q
                         net (fo=5, routed)           0.965     6.603    vs0/fish_clock_reg[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.727 r  vs0/pixel_addr2[2]_i_9/O
                         net (fo=1, routed)           0.000     6.727    vs0/pixel_addr2[2]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.333 r  vs0/pixel_addr2_reg[2]_i_1/O[3]
                         net (fo=24, routed)          5.287    12.620    pixel_addr22[3]
    SLICE_X57Y93         FDRE                                         r  pixel_addr2_reg[2]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.440    14.811    clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  pixel_addr2_reg[2]_rep__11/C
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)       -0.249    14.707    pixel_addr2_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_8704_8959_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.580ns (8.047%)  route 6.628ns (91.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  pixel_addr2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pixel_addr2_reg[13]/Q
                         net (fo=54, routed)          2.983     8.557    ram1/Q[13]
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.681 r  ram1/RAM_reg_8704_8959_0_0_i_1/O
                         net (fo=48, routed)          3.645    12.326    ram1/RAM_reg_8704_8959_1_1/WE
    SLICE_X42Y98         RAMS64E                                      r  ram1/RAM_reg_8704_8959_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.435    14.806    ram1/RAM_reg_8704_8959_1_1/WCLK
    SLICE_X42Y98         RAMS64E                                      r  ram1/RAM_reg_8704_8959_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X42Y98         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.418    ram1/RAM_reg_8704_8959_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_9_9/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  pixel_addr4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr4_reg[0]_rep__1/Q
                         net (fo=128, routed)         0.217     1.827    ram3/RAM_reg_6656_6911_9_9/A0
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.823     1.981    ram3/RAM_reg_6656_6911_9_9/WCLK
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X54Y24         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram3/RAM_reg_6656_6911_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_9_9/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  pixel_addr4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr4_reg[0]_rep__1/Q
                         net (fo=128, routed)         0.217     1.827    ram3/RAM_reg_6656_6911_9_9/A0
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.823     1.981    ram3/RAM_reg_6656_6911_9_9/WCLK
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X54Y24         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram3/RAM_reg_6656_6911_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_9_9/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  pixel_addr4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr4_reg[0]_rep__1/Q
                         net (fo=128, routed)         0.217     1.827    ram3/RAM_reg_6656_6911_9_9/A0
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.823     1.981    ram3/RAM_reg_6656_6911_9_9/WCLK
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X54Y24         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram3/RAM_reg_6656_6911_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_9_9/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  pixel_addr4_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr4_reg[0]_rep__1/Q
                         net (fo=128, routed)         0.217     1.827    ram3/RAM_reg_6656_6911_9_9/A0
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.823     1.981    ram3/RAM_reg_6656_6911_9_9/WCLK
    SLICE_X54Y24         RAMS64E                                      r  ram3/RAM_reg_6656_6911_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X54Y24         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram3/RAM_reg_6656_6911_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_4864_5119_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  pixel_addr4_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr4_reg[0]_rep__10/Q
                         net (fo=128, routed)         0.230     1.848    ram3/RAM_reg_4864_5119_2_2/A0
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.833     1.991    ram3/RAM_reg_4864_5119_2_2/WCLK
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ram3/RAM_reg_4864_5119_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_4864_5119_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  pixel_addr4_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr4_reg[0]_rep__10/Q
                         net (fo=128, routed)         0.230     1.848    ram3/RAM_reg_4864_5119_2_2/A0
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.833     1.991    ram3/RAM_reg_4864_5119_2_2/WCLK
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ram3/RAM_reg_4864_5119_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_4864_5119_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  pixel_addr4_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr4_reg[0]_rep__10/Q
                         net (fo=128, routed)         0.230     1.848    ram3/RAM_reg_4864_5119_2_2/A0
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.833     1.991    ram3/RAM_reg_4864_5119_2_2/WCLK
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ram3/RAM_reg_4864_5119_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_4864_5119_2_2/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  pixel_addr4_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr4_reg[0]_rep__10/Q
                         net (fo=128, routed)         0.230     1.848    ram3/RAM_reg_4864_5119_2_2/A0
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.833     1.991    ram3/RAM_reg_4864_5119_2_2/WCLK
    SLICE_X34Y6          RAMS64E                                      r  ram3/RAM_reg_4864_5119_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ram3/RAM_reg_4864_5119_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_7168_7423_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  pixel_addr2_reg[0]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr2_reg[0]_rep__20/Q
                         net (fo=128, routed)         0.254     1.866    ram1/RAM_reg_7168_7423_0_0/A0
    SLICE_X52Y64         RAMS64E                                      r  ram1/RAM_reg_7168_7423_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.827     1.986    ram1/RAM_reg_7168_7423_0_0/WCLK
    SLICE_X52Y64         RAMS64E                                      r  ram1/RAM_reg_7168_7423_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y64         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_7168_7423_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_7168_7423_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  pixel_addr2_reg[0]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr2_reg[0]_rep__20/Q
                         net (fo=128, routed)         0.254     1.866    ram1/RAM_reg_7168_7423_0_0/A0
    SLICE_X52Y64         RAMS64E                                      r  ram1/RAM_reg_7168_7423_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.827     1.986    ram1/RAM_reg_7168_7423_0_0/WCLK
    SLICE_X52Y64         RAMS64E                                      r  ram1/RAM_reg_7168_7423_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y64         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_7168_7423_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0    ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10   ram0/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11   ram0/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0    ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3    ram0/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8    ram0/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1    ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11   ram0/RAM_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5    ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7    ram0/RAM_reg_0_5/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y89   ram1/RAM_reg_8960_9215_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y89   ram1/RAM_reg_8960_9215_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y11   ram3/RAM_reg_2560_2815_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y11   ram3/RAM_reg_2560_2815_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y11   ram3/RAM_reg_2560_2815_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y11   ram3/RAM_reg_2560_2815_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   ram3/RAM_reg_8704_8959_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   ram3/RAM_reg_8704_8959_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19   ram3/RAM_reg_8704_8959_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y51   ram1/RAM_reg_256_511_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y102  ram1/RAM_reg_11008_11263_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y102  ram1/RAM_reg_11008_11263_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y102  ram1/RAM_reg_11008_11263_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y102  ram1/RAM_reg_11008_11263_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y54   ram1/RAM_reg_14080_14335_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y54   ram1/RAM_reg_14080_14335_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y42   ram1/RAM_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y42   ram1/RAM_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y42   ram1/RAM_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y42   ram1/RAM_reg_256_511_1_1/RAMS64E_D/CLK



