############################################################################
##
## Processing LOG
##
## Project : D:\My_Projects\Hyper-K\HK realiability\example_a\reliability_example_a.PrjPcb
## Date    : 12.05.2023 13_50_40
##
############################################################################
#  Config:D:\My_Projects\Hyper-K\HK realiability\example_a\scripts\RS_SN29500_test.txt
##
# Processing:D:\My_Projects\Hyper-K\HK realiability\example_a\ETHERNET.SchDoc
#	For:???
#		Parameter:???
# FB3:BLM18PG221SN1D
# R71:150R
# R72:150R
# C91:100n
# R69:4k99
# R70:10k
# C93:10u
# C94:100n
# J3:SI-61007-F
# Y1:7B-25.000MEEQ-T
# C96:27p
# C95:27p
# FB4:BLM18PG221SN1D
# C97:100n
# C98:100n
# C99:100n
# C100:10u
# C101:100n
# C102:100n
# C103:100n
# C104:100n
# C105:100n
# C106:100n
# C108:100n
# C109:100n
# C111:10u
# C112:10u
# U5:88E1518
# D12:LED RED
# D13:LED RED
# C92:220n
# Processing:D:\My_Projects\Hyper-K\HK realiability\example_a\FTDI.SchDoc
		Parameter:???
# C176:100n
# C178:10u
# C177:100n
# U10:FT234XD
# R85:27R
# R87:27R
# C182:47p
# C183:47p
# C181:100n
# C180:10u
# C179:100n
# D5:LED RED
# R86:470R
# FB9:BLM18PG221SN1D
# J5:MOLEX 67503-1230
'J5' 'PCB_Layout' 'Complies with manufacturer's recommendation.' 'OFF'


## LOG end
############################################################################
