/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  reg [47:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [3:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [33:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_4z[11] | celloutsig_1_5z);
  assign celloutsig_1_8z = celloutsig_1_1z[23] | in_data[177];
  assign celloutsig_0_2z = celloutsig_0_0z[6] ^ celloutsig_0_0z[5];
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_5z } + celloutsig_1_4z[12:10];
  assign celloutsig_0_15z = { in_data[10:8], celloutsig_0_9z, celloutsig_0_8z } + celloutsig_0_14z[5:1];
  assign celloutsig_0_21z = in_data[80:73] + celloutsig_0_5z[8:1];
  assign celloutsig_1_4z = { in_data[163:134], celloutsig_1_0z, celloutsig_1_2z } & { in_data[139:109], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } & { in_data[140:137], celloutsig_1_6z };
  assign celloutsig_0_6z = celloutsig_0_0z[5:2] & { celloutsig_0_3z[3:1], celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_9z == in_data[162:160];
  assign celloutsig_0_24z = { celloutsig_0_1z[3:1], celloutsig_0_2z } == celloutsig_0_21z[3:0];
  assign celloutsig_1_5z = { celloutsig_1_1z[11:8], celloutsig_1_0z } >= { celloutsig_1_1z[14:13], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_4z[7:0] >= { celloutsig_0_1z[2:0], celloutsig_0_10z };
  assign celloutsig_0_7z = celloutsig_0_4z[10:5] <= celloutsig_0_0z[5:0];
  assign celloutsig_0_22z = { celloutsig_0_21z[5:0], celloutsig_0_17z, celloutsig_0_11z } && { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_4z = { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_3z } * { in_data[79:77], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_6z !== { celloutsig_0_6z[2:0], celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_5z[4:1] !== { celloutsig_0_1z[3:2], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_9z = | { in_data[15:6], celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[0] & in_data[120];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_8z;
  assign celloutsig_0_39z = ^ celloutsig_0_32z[9:4];
  assign celloutsig_1_2z = ^ celloutsig_1_1z[16:12];
  assign celloutsig_0_12z = ^ celloutsig_0_5z[4:0];
  assign celloutsig_0_19z = ^ { in_data[6:5], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_20z = ^ { celloutsig_0_3z[2:0], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_1_1z = { in_data[177:169], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[166:143];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } << in_data[32:20];
  assign celloutsig_1_19z = { in_data[118:106], celloutsig_1_18z } >> { celloutsig_1_4z[32:27], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_9z = celloutsig_1_6z <<< celloutsig_1_6z;
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_7z } <<< { celloutsig_0_6z[3:1], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_38z = celloutsig_0_4z[8:0] - { celloutsig_0_32z[9:5], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_14z = { celloutsig_0_10z[4:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_13z } - { celloutsig_0_0z[4:2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[22:16] ~^ in_data[76:70];
  assign celloutsig_0_13z = { celloutsig_0_3z[3], celloutsig_0_1z, celloutsig_0_3z } ~^ { celloutsig_0_4z[1:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[149:147] ^ in_data[124:122];
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_3z[2]) | celloutsig_0_2z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_3z = celloutsig_0_0z[5:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[4:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_32z = 48'h000000000000;
    else if (!clkin_data[0]) celloutsig_0_32z = { celloutsig_0_14z[17:5], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_19z };
  assign { out_data[128], out_data[109:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
