// Seed: 2721834601
module module_0 #(
    parameter id_16 = 32'd24
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4
    , id_12,
    output tri1 id_5
    , id_13,
    output wire id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    output uwire id_10
);
  always @(posedge id_2) id_13 = id_12;
  logic [-1  ==  1 : -1] id_14;
  assign id_4 = id_12;
  assign module_1._id_2 = 0;
  always_comb @(posedge -1) begin : LABEL_0
    id_13 <= #id_2 -1;
  end
  wire ['b0 : 1] id_15;
  assign id_5 = -1 ? 1'b0 : id_9;
  wire _id_16;
  localparam id_17 = -1;
  wire id_18 [id_16 : id_16];
  wire id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input  tri1 id_0,
    output wor  id_1,
    input  tri  _id_2
);
  logic id_4;
  ;
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
  wire [id_2 : 1] id_6;
endmodule
