#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002266686b9f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v00000226668d4de0_0 .var "clk", 0 0;
v00000226668d6280_0 .var/i "count", 31 0;
v00000226668d5740_0 .var/i "fp_w", 31 0;
v00000226668d5920_0 .var "rst_n", 0 0;
S_000002266686bb80 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_000002266686b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_00000226667fc540 .functor AND 1, v00000226668bd430_0, L_00000226668d5600, C4<1>, C4<1>;
v00000226668d25b0_0 .net "ALUOp", 1 0, v00000226668bdcf0_0;  1 drivers
v00000226668d3cd0_0 .net "ALUResult", 31 0, v00000226668d2970_0;  1 drivers
v00000226668d2dd0_0 .net "ALUSrc", 0 0, v00000226668bded0_0;  1 drivers
v00000226668d28d0_0 .net "ALUSrc1_o", 31 0, v00000226668c6470_0;  1 drivers
v00000226668d4130_0 .net "ALUSrc2_o", 31 0, v00000226668c6010_0;  1 drivers
v00000226668d2a10_0 .net "ALU_Ctrl_o", 3 0, v0000022666817930_0;  1 drivers
v00000226668d2c90_0 .net "Branch", 0 0, v00000226668bd430_0;  1 drivers
v00000226668d3050_0 .net "EXEMEM_ALUResult_o", 31 0, v00000226668bc850_0;  1 drivers
v00000226668d3eb0_0 .net "EXEMEM_DM_o", 31 0, L_0000022666931620;  1 drivers
v00000226668d26f0_0 .net "EXEMEM_Instr_11_7_o", 4 0, v00000226668bc710_0;  1 drivers
v00000226668d30f0_0 .net "EXEMEM_Instr_o", 31 0, v00000226668bd110_0;  1 drivers
v00000226668d3370_0 .net "EXEMEM_Mem_o", 1 0, L_000002266692f460;  1 drivers
v00000226668d32d0_0 .net "EXEMEM_PC_Add4_o", 31 0, v00000226668bd610_0;  1 drivers
v00000226668d2ab0_0 .net "EXEMEM_RTdata_o", 31 0, v00000226668c3810_0;  1 drivers
v00000226668d39b0_0 .net "EXEMEM_WB_o", 2 0, v00000226668bce90_0;  1 drivers
v00000226668d3190_0 .net "EXEMEM_Zero_o", 0 0, v00000226668c4350_0;  1 drivers
v00000226668d4270_0 .net "EXE_ALUSrc_o", 31 0, L_000002266692f6e0;  1 drivers
v00000226668d41d0_0 .net "ForwardA", 1 0, v00000226668c40d0_0;  1 drivers
v00000226668d2d30_0 .net "ForwardB", 1 0, v00000226668c29b0_0;  1 drivers
v00000226668d3870_0 .net "IDEXE_Exe_o", 2 0, v00000226668c2a50_0;  1 drivers
v00000226668d3f50_0 .net "IDEXE_ImmGen_o", 31 0, v00000226668c34f0_0;  1 drivers
v00000226668d3d70_0 .net "IDEXE_Instr_11_7_o", 4 0, v00000226668c4210_0;  1 drivers
v00000226668d3b90_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v00000226668c2cd0_0;  1 drivers
v00000226668d3230_0 .net "IDEXE_Instr_o", 31 0, v00000226668c3130_0;  1 drivers
v00000226668d43b0_0 .net "IDEXE_Mem_o", 1 0, v00000226668c25f0_0;  1 drivers
v00000226668d2b50_0 .net "IDEXE_PC_add4_o", 31 0, v00000226668c31d0_0;  1 drivers
v00000226668d2510_0 .net "IDEXE_RSdata_o", 31 0, v00000226668c2550_0;  1 drivers
v00000226668d3ff0_0 .net "IDEXE_RTdata_o", 31 0, v00000226668c3310_0;  1 drivers
v00000226668d3410_0 .net "IDEXE_WB_o", 2 0, v00000226668c3d10_0;  1 drivers
o000002266687c098 .functor BUFZ 1, C4<z>; HiZ drive
v00000226668d34b0_0 .net "IFID_Flush", 0 0, o000002266687c098;  0 drivers
v00000226668d3e10_0 .net "IFID_Instr_o", 31 0, v00000226668c3db0_0;  1 drivers
v00000226668d2790_0 .net "IFID_PC_Add4_o", 31 0, v00000226668c6510_0;  1 drivers
v00000226668d35f0_0 .net "IFID_PC_o", 31 0, v00000226668c3450_0;  1 drivers
v00000226668d3550_0 .net "IFID_Write", 0 0, v00000226668c3950_0;  1 drivers
v00000226668d3c30_0 .net "IM_Instr_o", 31 0, L_00000226667fc5b0;  1 drivers
L_00000226668d64e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000226668d3730_0 .net "Imm_4", 31 0, L_00000226668d64e8;  1 drivers
v00000226668d37d0_0 .net "Imm_Gen_o", 31 0, v00000226668c6970_0;  1 drivers
v00000226668d2650_0 .net "Jump", 0 0, v00000226668bdf70_0;  1 drivers
v00000226668d3910_0 .net "MEMWB_ALUresult_o", 31 0, v00000226668c5930_0;  1 drivers
v00000226668d2f10_0 .net "MEMWB_DM_o", 31 0, v00000226668c57f0_0;  1 drivers
v00000226668d3a50_0 .net "MEMWB_Instr_11_7_o", 4 0, v00000226668c6830_0;  1 drivers
v00000226668d2830_0 .net "MEMWB_PC_Add4_o", 31 0, v00000226668c6c90_0;  1 drivers
v00000226668d4090_0 .net "MEMWB_WB_o", 2 0, v00000226668c6790_0;  1 drivers
v00000226668d2bf0_0 .net "MUXControl", 0 0, v00000226668c27d0_0;  1 drivers
v00000226668d2e70_0 .net "MUXMemtoReg_o", 31 0, v00000226668c6f10_0;  1 drivers
v00000226668d2fb0_0 .net "MUXPCSrc", 0 0, L_00000226668d51a0;  1 drivers
v00000226668d63c0_0 .net "MUX_control_o", 7 0, L_00000226668d60a0;  1 drivers
v00000226668d6320_0 .net "MemRead", 0 0, v00000226668bd4d0_0;  1 drivers
v00000226668d61e0_0 .net "MemWrite", 0 0, v00000226668bcfd0_0;  1 drivers
v00000226668d52e0_0 .net "MemtoReg", 1 0, L_00000226668d6140;  1 drivers
v00000226668d5ec0_0 .net "PC_Add4", 31 0, L_00000226668d4520;  1 drivers
v00000226668d56a0_0 .net "PC_Add_Immediate", 31 0, L_0000022666930680;  1 drivers
v00000226668d5560_0 .net "PC_i", 31 0, L_00000226668d57e0;  1 drivers
v00000226668d5880_0 .net "PC_o", 31 0, v00000226668d0500_0;  1 drivers
v00000226668d5a60_0 .net "PC_write", 0 0, v00000226668c24b0_0;  1 drivers
v00000226668d48e0_0 .net "RSdata_o", 31 0, L_00000226667fc700;  1 drivers
v00000226668d6000_0 .net "RTdata_o", 31 0, L_0000022666452b70;  1 drivers
v00000226668d4c00_0 .net "RegWrite", 0 0, v00000226668bcdf0_0;  1 drivers
v00000226668d5ce0_0 .net "SL1_o", 31 0, L_000002266692eba0;  1 drivers
v00000226668d4980_0 .net "Zero", 0 0, L_00000226669309a0;  1 drivers
v00000226668d4a20_0 .net *"_ivl_2", 0 0, L_00000226668d5600;  1 drivers
L_00000226668d6770 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d47a0_0 .net/2u *"_ivl_20", 23 0, L_00000226668d6770;  1 drivers
v00000226668d5f60_0 .net *"_ivl_44", 0 0, L_0000022666930860;  1 drivers
v00000226668d4ca0_0 .net *"_ivl_46", 2 0, L_000002266692f640;  1 drivers
v00000226668d5100_0 .net *"_ivl_5", 0 0, L_00000226667fc540;  1 drivers
L_00000226668d6530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000226668d4ac0_0 .net/2u *"_ivl_6", 0 0, L_00000226668d6530;  1 drivers
L_00000226668d69f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668d4b60_0 .net *"_ivl_66", 0 0, L_00000226668d69f8;  1 drivers
L_00000226668d6578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668d4fc0_0 .net/2u *"_ivl_8", 0 0, L_00000226668d6578;  1 drivers
v00000226668d4d40_0 .net "clk_i", 0 0, v00000226668d4de0_0;  1 drivers
v00000226668d59c0_0 .net "rst_i", 0 0, v00000226668d5920_0;  1 drivers
L_00000226668d5600 .cmp/eq 32, L_00000226667fc700, L_0000022666452b70;
L_00000226668d51a0 .functor MUXZ 1, L_00000226668d6578, L_00000226668d6530, L_00000226667fc540, C4<>;
L_00000226668d5c40 .part v00000226668c3db0_0, 15, 5;
L_00000226668d5d80 .part v00000226668c3db0_0, 20, 5;
L_00000226668d5060 .part v00000226668c25f0_0, 1, 1;
LS_00000226668d54c0_0_0 .concat [ 1 2 1 1], v00000226668bded0_0, v00000226668bdcf0_0, v00000226668bcfd0_0, v00000226668bd4d0_0;
LS_00000226668d54c0_0_4 .concat [ 2 1 24 0], L_00000226668d6140, v00000226668bcdf0_0, L_00000226668d6770;
L_00000226668d54c0 .concat [ 5 27 0 0], LS_00000226668d54c0_0_0, LS_00000226668d54c0_0_4;
L_00000226668d60a0 .part L_00000226668d5420, 0, 8;
L_00000226668d6140 .concat8 [ 1 1 0 0], v00000226668bd250_0, v00000226668bc8f0_0;
L_000002266692fc80 .part v00000226668c3db0_0, 15, 5;
L_000002266692faa0 .part v00000226668c3db0_0, 20, 5;
L_0000022666930400 .part v00000226668c6790_0, 2, 1;
L_000002266692e740 .part L_00000226668d60a0, 5, 3;
L_000002266692f820 .part L_00000226668d60a0, 3, 2;
L_000002266692f780 .part L_00000226668d60a0, 0, 3;
L_0000022666930860 .part v00000226668c3db0_0, 30, 1;
L_000002266692f640 .part v00000226668c3db0_0, 12, 3;
L_000002266692ec40 .concat [ 3 1 0 0], L_000002266692f640, L_0000022666930860;
L_000002266692fdc0 .part v00000226668c3db0_0, 7, 5;
L_000002266692f3c0 .part v00000226668c2a50_0, 0, 1;
L_0000022666930cc0 .part v00000226668c3130_0, 15, 5;
L_0000022666930720 .part v00000226668c3130_0, 20, 5;
L_000002266692f000 .part v00000226668bce90_0, 2, 1;
L_0000022666930040 .part v00000226668c6790_0, 2, 1;
L_000002266692f280 .part v00000226668c2a50_0, 1, 2;
L_000002266692f960 .concat [ 2 1 0 0], v00000226668c25f0_0, L_00000226668d69f8;
L_000002266692f460 .part v00000226668be1f0_0, 0, 2;
L_0000022666931b20 .part L_000002266692f460, 1, 1;
L_0000022666931120 .part L_000002266692f460, 0, 1;
L_0000022666930fe0 .part v00000226668c6790_0, 0, 2;
S_00000226663c6150 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 260, 4 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v0000022666817750_0 .net "ALUOp", 1 0, L_000002266692f280;  1 drivers
v0000022666817930_0 .var "ALU_Ctrl_o", 3 0;
v00000226668179d0_0 .net "func3", 2 0, L_00000226669307c0;  1 drivers
v0000022666817a70_0 .net "instr", 3 0, v00000226668c2cd0_0;  alias, 1 drivers
v00000226668162b0_0 .net "instr_ALUOp", 5 0, L_000002266692f8c0;  1 drivers
E_000002266683e480 .event anyedge, v00000226668162b0_0;
L_00000226669307c0 .part v00000226668c2cd0_0, 0, 3;
L_000002266692f8c0 .concat [ 2 4 0 0], L_000002266692f280, v00000226668c2cd0_0;
S_00000226663c62e0 .scope module, "Branch_Adder" "Adder" 3 192, 5 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000002266642d720_0 .net "src1_i", 31 0, L_000002266692eba0;  alias, 1 drivers
v000002266642d860_0 .net "src2_i", 31 0, v00000226668c3450_0;  alias, 1 drivers
v000002266642db80_0 .net "sum_o", 31 0, L_0000022666930680;  alias, 1 drivers
L_0000022666930680 .arith/sum 32, L_000002266692eba0, v00000226668c3450_0;
S_00000226663c6470 .scope module, "Data_Memory" "Data_Memory" 3 300, 6 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000002266642dea0 .array "Mem", 127 0, 7 0;
v00000226663dd0b0_0 .net "MemRead_i", 0 0, L_0000022666931b20;  1 drivers
v00000226668bca30_0 .net "MemWrite_i", 0 0, L_0000022666931120;  1 drivers
v00000226668bc530_0 .net *"_ivl_224", 7 0, L_000002266692f5a0;  1 drivers
v00000226668bc5d0_0 .net *"_ivl_226", 32 0, L_0000022666931580;  1 drivers
L_00000226668d6a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668bde30_0 .net *"_ivl_229", 0 0, L_00000226668d6a40;  1 drivers
L_00000226668d6a88 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000226668bd2f0_0 .net/2u *"_ivl_230", 32 0, L_00000226668d6a88;  1 drivers
v00000226668bd7f0_0 .net *"_ivl_232", 32 0, L_0000022666930ea0;  1 drivers
v00000226668bc670_0 .net *"_ivl_234", 7 0, L_0000022666930f40;  1 drivers
v00000226668bd930_0 .net *"_ivl_236", 32 0, L_0000022666931da0;  1 drivers
L_00000226668d6ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668bda70_0 .net *"_ivl_239", 0 0, L_00000226668d6ad0;  1 drivers
L_00000226668d6b18 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000226668bd890_0 .net/2u *"_ivl_240", 32 0, L_00000226668d6b18;  1 drivers
v00000226668bd750_0 .net *"_ivl_242", 32 0, L_00000226669316c0;  1 drivers
v00000226668bc990_0 .net *"_ivl_244", 7 0, L_0000022666931e40;  1 drivers
v00000226668be150_0 .net *"_ivl_246", 32 0, L_00000226669322a0;  1 drivers
L_00000226668d6b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668bd9d0_0 .net *"_ivl_249", 0 0, L_00000226668d6b60;  1 drivers
L_00000226668d6ba8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000226668bcad0_0 .net/2u *"_ivl_250", 32 0, L_00000226668d6ba8;  1 drivers
v00000226668bcb70_0 .net *"_ivl_252", 32 0, L_00000226669311c0;  1 drivers
v00000226668bc490_0 .net *"_ivl_254", 7 0, L_0000022666931ee0;  1 drivers
v00000226668bcc10_0 .net *"_ivl_256", 31 0, L_0000022666931f80;  1 drivers
L_00000226668d6bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668bccb0_0 .net/2u *"_ivl_258", 31 0, L_00000226668d6bf0;  1 drivers
v00000226668bdb10_0 .net "addr_i", 31 0, v00000226668bc850_0;  alias, 1 drivers
v00000226668bd1b0_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668bdbb0_0 .net "data_i", 31 0, v00000226668c3810_0;  alias, 1 drivers
v00000226668bdc50_0 .net "data_o", 31 0, L_0000022666931620;  alias, 1 drivers
v00000226668bcd50_0 .var/i "i", 31 0;
v00000226668bcf30 .array "memory", 31 0;
v00000226668bcf30_0 .net v00000226668bcf30 0, 31 0, L_000002266692fd20; 1 drivers
v00000226668bcf30_1 .net v00000226668bcf30 1, 31 0, L_000002266692f500; 1 drivers
v00000226668bcf30_2 .net v00000226668bcf30 2, 31 0, L_00000226669305e0; 1 drivers
v00000226668bcf30_3 .net v00000226668bcf30 3, 31 0, L_000002266692ed80; 1 drivers
v00000226668bcf30_4 .net v00000226668bcf30 4, 31 0, L_0000022666930ae0; 1 drivers
v00000226668bcf30_5 .net v00000226668bcf30 5, 31 0, L_0000022666930c20; 1 drivers
v00000226668bcf30_6 .net v00000226668bcf30 6, 31 0, L_000002266692e560; 1 drivers
v00000226668bcf30_7 .net v00000226668bcf30 7, 31 0, L_0000022666930900; 1 drivers
v00000226668bcf30_8 .net v00000226668bcf30 8, 31 0, L_000002266692fa00; 1 drivers
v00000226668bcf30_9 .net v00000226668bcf30 9, 31 0, L_000002266692fe60; 1 drivers
v00000226668bcf30_10 .net v00000226668bcf30 10, 31 0, L_000002266692ff00; 1 drivers
v00000226668bcf30_11 .net v00000226668bcf30 11, 31 0, L_000002266692e600; 1 drivers
v00000226668bcf30_12 .net v00000226668bcf30 12, 31 0, L_0000022666930a40; 1 drivers
v00000226668bcf30_13 .net v00000226668bcf30 13, 31 0, L_000002266692e920; 1 drivers
v00000226668bcf30_14 .net v00000226668bcf30 14, 31 0, L_0000022666930360; 1 drivers
v00000226668bcf30_15 .net v00000226668bcf30 15, 31 0, L_0000022666930180; 1 drivers
v00000226668bcf30_16 .net v00000226668bcf30 16, 31 0, L_000002266692e6a0; 1 drivers
v00000226668bcf30_17 .net v00000226668bcf30 17, 31 0, L_0000022666930b80; 1 drivers
v00000226668bcf30_18 .net v00000226668bcf30 18, 31 0, L_000002266692e880; 1 drivers
v00000226668bcf30_19 .net v00000226668bcf30 19, 31 0, L_000002266692fb40; 1 drivers
v00000226668bcf30_20 .net v00000226668bcf30 20, 31 0, L_000002266692f320; 1 drivers
v00000226668bcf30_21 .net v00000226668bcf30 21, 31 0, L_000002266692fbe0; 1 drivers
v00000226668bcf30_22 .net v00000226668bcf30 22, 31 0, L_000002266692ffa0; 1 drivers
v00000226668bcf30_23 .net v00000226668bcf30 23, 31 0, L_000002266692e7e0; 1 drivers
v00000226668bcf30_24 .net v00000226668bcf30 24, 31 0, L_000002266692e9c0; 1 drivers
v00000226668bcf30_25 .net v00000226668bcf30 25, 31 0, L_00000226669300e0; 1 drivers
v00000226668bcf30_26 .net v00000226668bcf30 26, 31 0, L_0000022666930220; 1 drivers
v00000226668bcf30_27 .net v00000226668bcf30 27, 31 0, L_000002266692ee20; 1 drivers
v00000226668bcf30_28 .net v00000226668bcf30 28, 31 0, L_000002266692eec0; 1 drivers
v00000226668bcf30_29 .net v00000226668bcf30 29, 31 0, L_00000226669302c0; 1 drivers
v00000226668bcf30_30 .net v00000226668bcf30 30, 31 0, L_000002266692ef60; 1 drivers
v00000226668bcf30_31 .net v00000226668bcf30 31, 31 0, L_000002266692f140; 1 drivers
E_000002266683e4c0 .event posedge, v00000226668bd1b0_0;
v000002266642dea0_0 .array/port v000002266642dea0, 0;
v000002266642dea0_1 .array/port v000002266642dea0, 1;
v000002266642dea0_2 .array/port v000002266642dea0, 2;
v000002266642dea0_3 .array/port v000002266642dea0, 3;
L_000002266692fd20 .concat [ 8 8 8 8], v000002266642dea0_0, v000002266642dea0_1, v000002266642dea0_2, v000002266642dea0_3;
v000002266642dea0_4 .array/port v000002266642dea0, 4;
v000002266642dea0_5 .array/port v000002266642dea0, 5;
v000002266642dea0_6 .array/port v000002266642dea0, 6;
v000002266642dea0_7 .array/port v000002266642dea0, 7;
L_000002266692f500 .concat [ 8 8 8 8], v000002266642dea0_4, v000002266642dea0_5, v000002266642dea0_6, v000002266642dea0_7;
v000002266642dea0_8 .array/port v000002266642dea0, 8;
v000002266642dea0_9 .array/port v000002266642dea0, 9;
v000002266642dea0_10 .array/port v000002266642dea0, 10;
v000002266642dea0_11 .array/port v000002266642dea0, 11;
L_00000226669305e0 .concat [ 8 8 8 8], v000002266642dea0_8, v000002266642dea0_9, v000002266642dea0_10, v000002266642dea0_11;
v000002266642dea0_12 .array/port v000002266642dea0, 12;
v000002266642dea0_13 .array/port v000002266642dea0, 13;
v000002266642dea0_14 .array/port v000002266642dea0, 14;
v000002266642dea0_15 .array/port v000002266642dea0, 15;
L_000002266692ed80 .concat [ 8 8 8 8], v000002266642dea0_12, v000002266642dea0_13, v000002266642dea0_14, v000002266642dea0_15;
v000002266642dea0_16 .array/port v000002266642dea0, 16;
v000002266642dea0_17 .array/port v000002266642dea0, 17;
v000002266642dea0_18 .array/port v000002266642dea0, 18;
v000002266642dea0_19 .array/port v000002266642dea0, 19;
L_0000022666930ae0 .concat [ 8 8 8 8], v000002266642dea0_16, v000002266642dea0_17, v000002266642dea0_18, v000002266642dea0_19;
v000002266642dea0_20 .array/port v000002266642dea0, 20;
v000002266642dea0_21 .array/port v000002266642dea0, 21;
v000002266642dea0_22 .array/port v000002266642dea0, 22;
v000002266642dea0_23 .array/port v000002266642dea0, 23;
L_0000022666930c20 .concat [ 8 8 8 8], v000002266642dea0_20, v000002266642dea0_21, v000002266642dea0_22, v000002266642dea0_23;
v000002266642dea0_24 .array/port v000002266642dea0, 24;
v000002266642dea0_25 .array/port v000002266642dea0, 25;
v000002266642dea0_26 .array/port v000002266642dea0, 26;
v000002266642dea0_27 .array/port v000002266642dea0, 27;
L_000002266692e560 .concat [ 8 8 8 8], v000002266642dea0_24, v000002266642dea0_25, v000002266642dea0_26, v000002266642dea0_27;
v000002266642dea0_28 .array/port v000002266642dea0, 28;
v000002266642dea0_29 .array/port v000002266642dea0, 29;
v000002266642dea0_30 .array/port v000002266642dea0, 30;
v000002266642dea0_31 .array/port v000002266642dea0, 31;
L_0000022666930900 .concat [ 8 8 8 8], v000002266642dea0_28, v000002266642dea0_29, v000002266642dea0_30, v000002266642dea0_31;
v000002266642dea0_32 .array/port v000002266642dea0, 32;
v000002266642dea0_33 .array/port v000002266642dea0, 33;
v000002266642dea0_34 .array/port v000002266642dea0, 34;
v000002266642dea0_35 .array/port v000002266642dea0, 35;
L_000002266692fa00 .concat [ 8 8 8 8], v000002266642dea0_32, v000002266642dea0_33, v000002266642dea0_34, v000002266642dea0_35;
v000002266642dea0_36 .array/port v000002266642dea0, 36;
v000002266642dea0_37 .array/port v000002266642dea0, 37;
v000002266642dea0_38 .array/port v000002266642dea0, 38;
v000002266642dea0_39 .array/port v000002266642dea0, 39;
L_000002266692fe60 .concat [ 8 8 8 8], v000002266642dea0_36, v000002266642dea0_37, v000002266642dea0_38, v000002266642dea0_39;
v000002266642dea0_40 .array/port v000002266642dea0, 40;
v000002266642dea0_41 .array/port v000002266642dea0, 41;
v000002266642dea0_42 .array/port v000002266642dea0, 42;
v000002266642dea0_43 .array/port v000002266642dea0, 43;
L_000002266692ff00 .concat [ 8 8 8 8], v000002266642dea0_40, v000002266642dea0_41, v000002266642dea0_42, v000002266642dea0_43;
v000002266642dea0_44 .array/port v000002266642dea0, 44;
v000002266642dea0_45 .array/port v000002266642dea0, 45;
v000002266642dea0_46 .array/port v000002266642dea0, 46;
v000002266642dea0_47 .array/port v000002266642dea0, 47;
L_000002266692e600 .concat [ 8 8 8 8], v000002266642dea0_44, v000002266642dea0_45, v000002266642dea0_46, v000002266642dea0_47;
v000002266642dea0_48 .array/port v000002266642dea0, 48;
v000002266642dea0_49 .array/port v000002266642dea0, 49;
v000002266642dea0_50 .array/port v000002266642dea0, 50;
v000002266642dea0_51 .array/port v000002266642dea0, 51;
L_0000022666930a40 .concat [ 8 8 8 8], v000002266642dea0_48, v000002266642dea0_49, v000002266642dea0_50, v000002266642dea0_51;
v000002266642dea0_52 .array/port v000002266642dea0, 52;
v000002266642dea0_53 .array/port v000002266642dea0, 53;
v000002266642dea0_54 .array/port v000002266642dea0, 54;
v000002266642dea0_55 .array/port v000002266642dea0, 55;
L_000002266692e920 .concat [ 8 8 8 8], v000002266642dea0_52, v000002266642dea0_53, v000002266642dea0_54, v000002266642dea0_55;
v000002266642dea0_56 .array/port v000002266642dea0, 56;
v000002266642dea0_57 .array/port v000002266642dea0, 57;
v000002266642dea0_58 .array/port v000002266642dea0, 58;
v000002266642dea0_59 .array/port v000002266642dea0, 59;
L_0000022666930360 .concat [ 8 8 8 8], v000002266642dea0_56, v000002266642dea0_57, v000002266642dea0_58, v000002266642dea0_59;
v000002266642dea0_60 .array/port v000002266642dea0, 60;
v000002266642dea0_61 .array/port v000002266642dea0, 61;
v000002266642dea0_62 .array/port v000002266642dea0, 62;
v000002266642dea0_63 .array/port v000002266642dea0, 63;
L_0000022666930180 .concat [ 8 8 8 8], v000002266642dea0_60, v000002266642dea0_61, v000002266642dea0_62, v000002266642dea0_63;
v000002266642dea0_64 .array/port v000002266642dea0, 64;
v000002266642dea0_65 .array/port v000002266642dea0, 65;
v000002266642dea0_66 .array/port v000002266642dea0, 66;
v000002266642dea0_67 .array/port v000002266642dea0, 67;
L_000002266692e6a0 .concat [ 8 8 8 8], v000002266642dea0_64, v000002266642dea0_65, v000002266642dea0_66, v000002266642dea0_67;
v000002266642dea0_68 .array/port v000002266642dea0, 68;
v000002266642dea0_69 .array/port v000002266642dea0, 69;
v000002266642dea0_70 .array/port v000002266642dea0, 70;
v000002266642dea0_71 .array/port v000002266642dea0, 71;
L_0000022666930b80 .concat [ 8 8 8 8], v000002266642dea0_68, v000002266642dea0_69, v000002266642dea0_70, v000002266642dea0_71;
v000002266642dea0_72 .array/port v000002266642dea0, 72;
v000002266642dea0_73 .array/port v000002266642dea0, 73;
v000002266642dea0_74 .array/port v000002266642dea0, 74;
v000002266642dea0_75 .array/port v000002266642dea0, 75;
L_000002266692e880 .concat [ 8 8 8 8], v000002266642dea0_72, v000002266642dea0_73, v000002266642dea0_74, v000002266642dea0_75;
v000002266642dea0_76 .array/port v000002266642dea0, 76;
v000002266642dea0_77 .array/port v000002266642dea0, 77;
v000002266642dea0_78 .array/port v000002266642dea0, 78;
v000002266642dea0_79 .array/port v000002266642dea0, 79;
L_000002266692fb40 .concat [ 8 8 8 8], v000002266642dea0_76, v000002266642dea0_77, v000002266642dea0_78, v000002266642dea0_79;
v000002266642dea0_80 .array/port v000002266642dea0, 80;
v000002266642dea0_81 .array/port v000002266642dea0, 81;
v000002266642dea0_82 .array/port v000002266642dea0, 82;
v000002266642dea0_83 .array/port v000002266642dea0, 83;
L_000002266692f320 .concat [ 8 8 8 8], v000002266642dea0_80, v000002266642dea0_81, v000002266642dea0_82, v000002266642dea0_83;
v000002266642dea0_84 .array/port v000002266642dea0, 84;
v000002266642dea0_85 .array/port v000002266642dea0, 85;
v000002266642dea0_86 .array/port v000002266642dea0, 86;
v000002266642dea0_87 .array/port v000002266642dea0, 87;
L_000002266692fbe0 .concat [ 8 8 8 8], v000002266642dea0_84, v000002266642dea0_85, v000002266642dea0_86, v000002266642dea0_87;
v000002266642dea0_88 .array/port v000002266642dea0, 88;
v000002266642dea0_89 .array/port v000002266642dea0, 89;
v000002266642dea0_90 .array/port v000002266642dea0, 90;
v000002266642dea0_91 .array/port v000002266642dea0, 91;
L_000002266692ffa0 .concat [ 8 8 8 8], v000002266642dea0_88, v000002266642dea0_89, v000002266642dea0_90, v000002266642dea0_91;
v000002266642dea0_92 .array/port v000002266642dea0, 92;
v000002266642dea0_93 .array/port v000002266642dea0, 93;
v000002266642dea0_94 .array/port v000002266642dea0, 94;
v000002266642dea0_95 .array/port v000002266642dea0, 95;
L_000002266692e7e0 .concat [ 8 8 8 8], v000002266642dea0_92, v000002266642dea0_93, v000002266642dea0_94, v000002266642dea0_95;
v000002266642dea0_96 .array/port v000002266642dea0, 96;
v000002266642dea0_97 .array/port v000002266642dea0, 97;
v000002266642dea0_98 .array/port v000002266642dea0, 98;
v000002266642dea0_99 .array/port v000002266642dea0, 99;
L_000002266692e9c0 .concat [ 8 8 8 8], v000002266642dea0_96, v000002266642dea0_97, v000002266642dea0_98, v000002266642dea0_99;
v000002266642dea0_100 .array/port v000002266642dea0, 100;
v000002266642dea0_101 .array/port v000002266642dea0, 101;
v000002266642dea0_102 .array/port v000002266642dea0, 102;
v000002266642dea0_103 .array/port v000002266642dea0, 103;
L_00000226669300e0 .concat [ 8 8 8 8], v000002266642dea0_100, v000002266642dea0_101, v000002266642dea0_102, v000002266642dea0_103;
v000002266642dea0_104 .array/port v000002266642dea0, 104;
v000002266642dea0_105 .array/port v000002266642dea0, 105;
v000002266642dea0_106 .array/port v000002266642dea0, 106;
v000002266642dea0_107 .array/port v000002266642dea0, 107;
L_0000022666930220 .concat [ 8 8 8 8], v000002266642dea0_104, v000002266642dea0_105, v000002266642dea0_106, v000002266642dea0_107;
v000002266642dea0_108 .array/port v000002266642dea0, 108;
v000002266642dea0_109 .array/port v000002266642dea0, 109;
v000002266642dea0_110 .array/port v000002266642dea0, 110;
v000002266642dea0_111 .array/port v000002266642dea0, 111;
L_000002266692ee20 .concat [ 8 8 8 8], v000002266642dea0_108, v000002266642dea0_109, v000002266642dea0_110, v000002266642dea0_111;
v000002266642dea0_112 .array/port v000002266642dea0, 112;
v000002266642dea0_113 .array/port v000002266642dea0, 113;
v000002266642dea0_114 .array/port v000002266642dea0, 114;
v000002266642dea0_115 .array/port v000002266642dea0, 115;
L_000002266692eec0 .concat [ 8 8 8 8], v000002266642dea0_112, v000002266642dea0_113, v000002266642dea0_114, v000002266642dea0_115;
v000002266642dea0_116 .array/port v000002266642dea0, 116;
v000002266642dea0_117 .array/port v000002266642dea0, 117;
v000002266642dea0_118 .array/port v000002266642dea0, 118;
v000002266642dea0_119 .array/port v000002266642dea0, 119;
L_00000226669302c0 .concat [ 8 8 8 8], v000002266642dea0_116, v000002266642dea0_117, v000002266642dea0_118, v000002266642dea0_119;
v000002266642dea0_120 .array/port v000002266642dea0, 120;
v000002266642dea0_121 .array/port v000002266642dea0, 121;
v000002266642dea0_122 .array/port v000002266642dea0, 122;
v000002266642dea0_123 .array/port v000002266642dea0, 123;
L_000002266692ef60 .concat [ 8 8 8 8], v000002266642dea0_120, v000002266642dea0_121, v000002266642dea0_122, v000002266642dea0_123;
v000002266642dea0_124 .array/port v000002266642dea0, 124;
v000002266642dea0_125 .array/port v000002266642dea0, 125;
v000002266642dea0_126 .array/port v000002266642dea0, 126;
v000002266642dea0_127 .array/port v000002266642dea0, 127;
L_000002266692f140 .concat [ 8 8 8 8], v000002266642dea0_124, v000002266642dea0_125, v000002266642dea0_126, v000002266642dea0_127;
L_000002266692f5a0 .array/port v000002266642dea0, L_0000022666930ea0;
L_0000022666931580 .concat [ 32 1 0 0], v00000226668bc850_0, L_00000226668d6a40;
L_0000022666930ea0 .arith/sum 33, L_0000022666931580, L_00000226668d6a88;
L_0000022666930f40 .array/port v000002266642dea0, L_00000226669316c0;
L_0000022666931da0 .concat [ 32 1 0 0], v00000226668bc850_0, L_00000226668d6ad0;
L_00000226669316c0 .arith/sum 33, L_0000022666931da0, L_00000226668d6b18;
L_0000022666931e40 .array/port v000002266642dea0, L_00000226669311c0;
L_00000226669322a0 .concat [ 32 1 0 0], v00000226668bc850_0, L_00000226668d6b60;
L_00000226669311c0 .arith/sum 33, L_00000226669322a0, L_00000226668d6ba8;
L_0000022666931ee0 .array/port v000002266642dea0, v00000226668bc850_0;
L_0000022666931f80 .concat [ 8 8 8 8], L_0000022666931ee0, L_0000022666931e40, L_0000022666930f40, L_000002266692f5a0;
L_0000022666931620 .functor MUXZ 32, L_00000226668d6bf0, L_0000022666931f80, L_0000022666931b20, C4<>;
S_0000022666430b80 .scope module, "Decoder" "Decoder" 3 156, 7 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "WriteBack1";
    .port_info 5 /OUTPUT 1 "WriteBack0";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v00000226668bdcf0_0 .var "ALUOp", 1 0;
v00000226668bded0_0 .var "ALUSrc", 0 0;
v00000226668bd430_0 .var "Branch", 0 0;
v00000226668bdf70_0 .var "Jump", 0 0;
v00000226668bd4d0_0 .var "MemRead", 0 0;
v00000226668bcfd0_0 .var "MemWrite", 0 0;
v00000226668bcdf0_0 .var "RegWrite", 0 0;
v00000226668bd250_0 .var "WriteBack0", 0 0;
v00000226668bc8f0_0 .var "WriteBack1", 0 0;
v00000226668bd6b0_0 .net "instr_i", 31 0, v00000226668c3db0_0;  alias, 1 drivers
v00000226668bdd90_0 .net "opcode", 6 0, L_00000226668d5e20;  1 drivers
E_000002266683e600 .event anyedge, v00000226668bdd90_0;
L_00000226668d5e20 .part v00000226668c3db0_0, 0, 7;
S_0000022666430d10 .scope module, "EXEtoMEM" "EXEMEM_register" 3 275, 8 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 3 "Mem_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /INPUT 32 "alu_ans_i";
    .port_info 7 /INPUT 32 "rtdata_i";
    .port_info 8 /INPUT 5 "WBreg_i";
    .port_info 9 /INPUT 32 "pc_add4_i";
    .port_info 10 /OUTPUT 32 "instr_o";
    .port_info 11 /OUTPUT 3 "WB_o";
    .port_info 12 /OUTPUT 3 "Mem_o";
    .port_info 13 /OUTPUT 1 "zero_o";
    .port_info 14 /OUTPUT 32 "alu_ans_o";
    .port_info 15 /OUTPUT 32 "rtdata_o";
    .port_info 16 /OUTPUT 5 "WBreg_o";
    .port_info 17 /OUTPUT 32 "pc_add4_o";
v00000226668be0b0_0 .net "Mem_i", 2 0, L_000002266692f960;  1 drivers
v00000226668be1f0_0 .var "Mem_o", 2 0;
v00000226668be290_0 .net "WB_i", 2 0, v00000226668c3d10_0;  alias, 1 drivers
v00000226668bce90_0 .var "WB_o", 2 0;
v00000226668be330_0 .net "WBreg_i", 4 0, v00000226668c4210_0;  alias, 1 drivers
v00000226668bc710_0 .var "WBreg_o", 4 0;
v00000226668bc7b0_0 .net "alu_ans_i", 31 0, v00000226668d2970_0;  alias, 1 drivers
v00000226668bc850_0 .var "alu_ans_o", 31 0;
v00000226668bd390_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668bd070_0 .net "instr_i", 31 0, v00000226668c3130_0;  alias, 1 drivers
v00000226668bd110_0 .var "instr_o", 31 0;
v00000226668bd570_0 .net "pc_add4_i", 31 0, v00000226668c31d0_0;  alias, 1 drivers
v00000226668bd610_0 .var "pc_add4_o", 31 0;
v00000226668c2e10_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
v00000226668c3f90_0 .net "rtdata_i", 31 0, v00000226668c3310_0;  alias, 1 drivers
v00000226668c3810_0 .var "rtdata_o", 31 0;
v00000226668c4030_0 .net "zero_i", 0 0, L_00000226669309a0;  alias, 1 drivers
v00000226668c4350_0 .var "zero_o", 0 0;
E_000002266683dd80/0 .event negedge, v00000226668c2e10_0;
E_000002266683dd80/1 .event posedge, v00000226668bd1b0_0;
E_000002266683dd80 .event/or E_000002266683dd80/0, E_000002266683dd80/1;
S_000002266642e230 .scope module, "FWUnit" "ForwardingUnit" 3 233, 9 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1";
    .port_info 1 /INPUT 5 "IDEXE_RS2";
    .port_info 2 /INPUT 5 "EXEMEM_RD";
    .port_info 3 /INPUT 5 "MEMWB_RD";
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite";
    .port_info 5 /INPUT 1 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v00000226668c2870_0 .net "EXEMEM_RD", 4 0, v00000226668bc710_0;  alias, 1 drivers
v00000226668c2910_0 .net "EXEMEM_RegWrite", 0 0, L_000002266692f000;  1 drivers
v00000226668c40d0_0 .var "ForwardA", 1 0;
v00000226668c29b0_0 .var "ForwardB", 1 0;
v00000226668c2c30_0 .net "IDEXE_RS1", 4 0, L_0000022666930cc0;  1 drivers
v00000226668c3e50_0 .net "IDEXE_RS2", 4 0, L_0000022666930720;  1 drivers
v00000226668c2b90_0 .net "MEMWB_RD", 4 0, v00000226668c6830_0;  alias, 1 drivers
v00000226668c3090_0 .net "MEMWB_RegWrite", 0 0, L_0000022666930040;  1 drivers
E_000002266683f680/0 .event anyedge, v00000226668c2910_0, v00000226668c2c30_0, v00000226668bc710_0, v00000226668c3090_0;
E_000002266683f680/1 .event anyedge, v00000226668c2b90_0, v00000226668c3e50_0;
E_000002266683f680 .event/or E_000002266683f680/0, E_000002266683f680/1;
S_000002266642e3c0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 138, 10 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs";
    .port_info 1 /INPUT 5 "IFID_regRt";
    .port_info 2 /INPUT 5 "IDEXE_regRd";
    .port_info 3 /INPUT 1 "IDEXE_memRead";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IFID_write";
    .port_info 6 /OUTPUT 1 "control_output_select";
v00000226668c36d0_0 .net "IDEXE_memRead", 0 0, L_00000226668d5060;  1 drivers
v00000226668c42b0_0 .net "IDEXE_regRd", 4 0, v00000226668c4210_0;  alias, 1 drivers
v00000226668c2d70_0 .net "IFID_regRs", 4 0, L_00000226668d5c40;  1 drivers
v00000226668c4170_0 .net "IFID_regRt", 4 0, L_00000226668d5d80;  1 drivers
v00000226668c3950_0 .var "IFID_write", 0 0;
v00000226668c24b0_0 .var "PC_write", 0 0;
v00000226668c27d0_0 .var "control_output_select", 0 0;
E_0000022666841180 .event anyedge, v00000226668c36d0_0, v00000226668be330_0, v00000226668c2d70_0, v00000226668c4170_0;
S_000002266642bc20 .scope module, "IDtoEXE" "IDEXE_register" 3 198, 11 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 3 "Exe_i";
    .port_info 6 /INPUT 32 "data1_i";
    .port_info 7 /INPUT 32 "data2_i";
    .port_info 8 /INPUT 32 "immgen_i";
    .port_info 9 /INPUT 4 "alu_ctrl_instr";
    .port_info 10 /INPUT 5 "WBreg_i";
    .port_info 11 /INPUT 32 "pc_add4_i";
    .port_info 12 /OUTPUT 32 "instr_o";
    .port_info 13 /OUTPUT 3 "WB_o";
    .port_info 14 /OUTPUT 2 "Mem_o";
    .port_info 15 /OUTPUT 3 "Exe_o";
    .port_info 16 /OUTPUT 32 "data1_o";
    .port_info 17 /OUTPUT 32 "data2_o";
    .port_info 18 /OUTPUT 32 "immgen_o";
    .port_info 19 /OUTPUT 4 "alu_ctrl_input";
    .port_info 20 /OUTPUT 5 "WBreg_o";
    .port_info 21 /OUTPUT 32 "pc_add4_o";
v00000226668c38b0_0 .net "Exe_i", 2 0, L_000002266692f780;  1 drivers
v00000226668c2a50_0 .var "Exe_o", 2 0;
v00000226668c3b30_0 .net "Mem_i", 1 0, L_000002266692f820;  1 drivers
v00000226668c25f0_0 .var "Mem_o", 1 0;
v00000226668c2690_0 .net "WB_i", 2 0, L_000002266692e740;  1 drivers
v00000226668c3d10_0 .var "WB_o", 2 0;
v00000226668c2af0_0 .net "WBreg_i", 4 0, L_000002266692fdc0;  1 drivers
v00000226668c4210_0 .var "WBreg_o", 4 0;
v00000226668c2cd0_0 .var "alu_ctrl_input", 3 0;
v00000226668c3a90_0 .net "alu_ctrl_instr", 3 0, L_000002266692ec40;  1 drivers
v00000226668c2eb0_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668c2f50_0 .net "data1_i", 31 0, L_00000226667fc700;  alias, 1 drivers
v00000226668c2550_0 .var "data1_o", 31 0;
v00000226668c2ff0_0 .net "data2_i", 31 0, L_0000022666452b70;  alias, 1 drivers
v00000226668c3310_0 .var "data2_o", 31 0;
v00000226668c3590_0 .net "immgen_i", 31 0, v00000226668c6970_0;  alias, 1 drivers
v00000226668c34f0_0 .var "immgen_o", 31 0;
v00000226668c2730_0 .net "instr_i", 31 0, v00000226668c3db0_0;  alias, 1 drivers
v00000226668c3130_0 .var "instr_o", 31 0;
v00000226668c3770_0 .net "pc_add4_i", 31 0, v00000226668c6510_0;  alias, 1 drivers
v00000226668c31d0_0 .var "pc_add4_o", 31 0;
v00000226668c3270_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
S_000002266642bf20 .scope module, "IFtoID" "IFID_register" 3 122, 12 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "IFID_write";
    .port_info 4 /INPUT 32 "address_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 32 "address_o";
    .port_info 8 /OUTPUT 32 "instr_o";
    .port_info 9 /OUTPUT 32 "pc_add4_o";
P_0000022666840340 .param/l "NOP" 1 12 14, C4<00000000000000000000000000010011>;
v00000226668c3bd0_0 .net "IFID_write", 0 0, v00000226668c3950_0;  alias, 1 drivers
v00000226668c33b0_0 .net "address_i", 31 0, v00000226668d0500_0;  alias, 1 drivers
v00000226668c3450_0 .var "address_o", 31 0;
v00000226668c3630_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668c39f0_0 .net "flush", 0 0, o000002266687c098;  alias, 0 drivers
v00000226668c3c70_0 .net "instr_i", 31 0, L_00000226667fc5b0;  alias, 1 drivers
v00000226668c3db0_0 .var "instr_o", 31 0;
v00000226668be010_0 .net "pc_add4_i", 31 0, L_00000226668d4520;  alias, 1 drivers
v00000226668c6510_0 .var "pc_add4_o", 31 0;
v00000226668c65b0_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
S_0000022666427170 .scope module, "IM" "Instr_Memory" 3 114, 13 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000226667fc5b0 .functor BUFZ 32, L_00000226668d4e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226668c6a10_0 .net *"_ivl_0", 31 0, L_00000226668d4e80;  1 drivers
L_00000226668d6650 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000226668c6fb0_0 .net/2u *"_ivl_2", 31 0, L_00000226668d6650;  1 drivers
v00000226668c61f0_0 .net *"_ivl_4", 31 0, L_00000226668d5ba0;  1 drivers
v00000226668c72d0_0 .net "addr_i", 31 0, v00000226668d0500_0;  alias, 1 drivers
v00000226668c5ed0_0 .var/i "i", 31 0;
v00000226668c59d0_0 .net "instr_o", 31 0, L_00000226667fc5b0;  alias, 1 drivers
v00000226668c56b0 .array "instruction_file", 31 0, 31 0;
L_00000226668d4e80 .array/port v00000226668c56b0, L_00000226668d5ba0;
L_00000226668d5ba0 .arith/div 32, v00000226668d0500_0, L_00000226668d6650;
S_0000022666427300 .scope module, "ImmGen" "Imm_Gen" 3 184, 14 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "Imm_Gen_o";
v00000226668c6970_0 .var "Imm_Gen_o", 31 0;
v00000226668c6ab0_0 .net "func3", 2 0, L_000002266692f1e0;  1 drivers
v00000226668c5a70_0 .net "instr_i", 31 0, v00000226668c3db0_0;  alias, 1 drivers
v00000226668c5750_0 .net "opcode", 6 0, L_000002266692eb00;  1 drivers
E_0000022666842280 .event anyedge, v00000226668c5750_0, v00000226668bd6b0_0;
L_000002266692eb00 .part v00000226668c3db0_0, 0, 7;
L_000002266692f1e0 .part v00000226668c3db0_0, 12, 3;
S_0000022666427490 .scope module, "MEMtoWB" "MEMWB_register" 3 310, 15 2 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "WB_i";
    .port_info 3 /INPUT 32 "DM_i";
    .port_info 4 /INPUT 32 "alu_ans_i";
    .port_info 5 /INPUT 5 "WBreg_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 3 "WB_o";
    .port_info 8 /OUTPUT 32 "DM_o";
    .port_info 9 /OUTPUT 32 "alu_ans_o";
    .port_info 10 /OUTPUT 5 "WBreg_o";
    .port_info 11 /OUTPUT 32 "pc_add4_o";
v00000226668c6330_0 .net "DM_i", 31 0, L_0000022666931620;  alias, 1 drivers
v00000226668c57f0_0 .var "DM_o", 31 0;
v00000226668c5e30_0 .net "WB_i", 2 0, v00000226668bce90_0;  alias, 1 drivers
v00000226668c6790_0 .var "WB_o", 2 0;
v00000226668c5890_0 .net "WBreg_i", 4 0, v00000226668bc710_0;  alias, 1 drivers
v00000226668c6830_0 .var "WBreg_o", 4 0;
v00000226668c70f0_0 .net "alu_ans_i", 31 0, v00000226668bc850_0;  alias, 1 drivers
v00000226668c5930_0 .var "alu_ans_o", 31 0;
v00000226668c5b10_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668c5cf0_0 .net "pc_add4_i", 31 0, v00000226668bd610_0;  alias, 1 drivers
v00000226668c6c90_0 .var "pc_add4_o", 31 0;
v00000226668c5610_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
S_000002266641d7d0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 226, 16 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000226668c5bb0_0 .net *"_ivl_0", 31 0, L_000002266692ece0;  1 drivers
L_00000226668d6890 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668c6290_0 .net *"_ivl_3", 30 0, L_00000226668d6890;  1 drivers
L_00000226668d68d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668c6650_0 .net/2u *"_ivl_4", 31 0, L_00000226668d68d8;  1 drivers
v00000226668c66f0_0 .net *"_ivl_6", 0 0, L_0000022666930540;  1 drivers
v00000226668c6b50_0 .net "data0_i", 31 0, v00000226668c3310_0;  alias, 1 drivers
v00000226668c68d0_0 .net "data1_i", 31 0, v00000226668c34f0_0;  alias, 1 drivers
v00000226668c7230_0 .net "data_o", 31 0, L_000002266692f6e0;  alias, 1 drivers
v00000226668c6bf0_0 .net "select_i", 0 0, L_000002266692f3c0;  1 drivers
L_000002266692ece0 .concat [ 1 31 0 0], L_000002266692f3c0, L_00000226668d6890;
L_0000022666930540 .cmp/eq 32, L_000002266692ece0, L_00000226668d68d8;
L_000002266692f6e0 .functor MUXZ 32, v00000226668c34f0_0, v00000226668c3310_0, L_0000022666930540, C4<>;
S_000002266641d960 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 245, 17 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000226668c7370_0 .net "data0_i", 31 0, v00000226668c2550_0;  alias, 1 drivers
v00000226668c5c50_0 .net "data1_i", 31 0, v00000226668c6f10_0;  alias, 1 drivers
v00000226668c5d90_0 .net "data2_i", 31 0, v00000226668bc850_0;  alias, 1 drivers
v00000226668c6470_0 .var "data_o", 31 0;
v00000226668c6d30_0 .net "select_i", 1 0, v00000226668c40d0_0;  alias, 1 drivers
E_00000226668423c0 .event anyedge, v00000226668c40d0_0, v00000226668c2550_0, v00000226668c5c50_0, v00000226668bdb10_0;
S_000002266641daf0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 253, 17 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000226668c5f70_0 .net "data0_i", 31 0, L_000002266692f6e0;  alias, 1 drivers
v00000226668c7050_0 .net "data1_i", 31 0, v00000226668c6f10_0;  alias, 1 drivers
v00000226668c63d0_0 .net "data2_i", 31 0, v00000226668bc850_0;  alias, 1 drivers
v00000226668c6010_0 .var "data_o", 31 0;
v00000226668c6dd0_0 .net "select_i", 1 0, v00000226668c29b0_0;  alias, 1 drivers
E_0000022666842f00 .event anyedge, v00000226668c29b0_0, v00000226668c7230_0, v00000226668c5c50_0, v00000226668bdb10_0;
S_00000226668cf9a0 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 328, 17 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000226668c60b0_0 .net "data0_i", 31 0, v00000226668c5930_0;  alias, 1 drivers
v00000226668c6150_0 .net "data1_i", 31 0, v00000226668c57f0_0;  alias, 1 drivers
v00000226668c6e70_0 .net "data2_i", 31 0, v00000226668c6c90_0;  alias, 1 drivers
v00000226668c6f10_0 .var "data_o", 31 0;
v00000226668c7190_0 .net "select_i", 1 0, L_0000022666930fe0;  1 drivers
E_0000022666843b00 .event anyedge, v00000226668c7190_0, v00000226668c5930_0, v00000226668c57f0_0, v00000226668c6c90_0;
S_00000226668cffe0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 101, 16 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000226668c54d0_0 .net *"_ivl_0", 31 0, L_00000226668d5b00;  1 drivers
L_00000226668d65c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668c5570_0 .net *"_ivl_3", 30 0, L_00000226668d65c0;  1 drivers
L_00000226668d6608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d12c0_0 .net/2u *"_ivl_4", 31 0, L_00000226668d6608;  1 drivers
v00000226668d1860_0 .net *"_ivl_6", 0 0, L_00000226668d5240;  1 drivers
v00000226668d05a0_0 .net "data0_i", 31 0, L_00000226668d4520;  alias, 1 drivers
v00000226668d0640_0 .net "data1_i", 31 0, L_0000022666930680;  alias, 1 drivers
v00000226668d1cc0_0 .net "data_o", 31 0, L_00000226668d57e0;  alias, 1 drivers
v00000226668d08c0_0 .net "select_i", 0 0, L_00000226668d51a0;  alias, 1 drivers
L_00000226668d5b00 .concat [ 1 31 0 0], L_00000226668d51a0, L_00000226668d65c0;
L_00000226668d5240 .cmp/eq 32, L_00000226668d5b00, L_00000226668d6608;
L_00000226668d57e0 .functor MUXZ 32, L_0000022666930680, L_00000226668d4520, L_00000226668d5240, C4<>;
S_00000226668d0300 .scope module, "MUX_control" "MUX_2to1" 3 149, 16 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000226668d0960_0 .net *"_ivl_0", 31 0, L_00000226668d4f20;  1 drivers
L_00000226668d6698 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d0780_0 .net *"_ivl_3", 30 0, L_00000226668d6698;  1 drivers
L_00000226668d66e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d06e0_0 .net/2u *"_ivl_4", 31 0, L_00000226668d66e0;  1 drivers
v00000226668d0820_0 .net *"_ivl_6", 0 0, L_00000226668d5380;  1 drivers
L_00000226668d6728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d1ae0_0 .net "data0_i", 31 0, L_00000226668d6728;  1 drivers
v00000226668d0a00_0 .net "data1_i", 31 0, L_00000226668d54c0;  1 drivers
v00000226668d0fa0_0 .net "data_o", 31 0, L_00000226668d5420;  1 drivers
v00000226668d0aa0_0 .net "select_i", 0 0, v00000226668c27d0_0;  alias, 1 drivers
L_00000226668d4f20 .concat [ 1 31 0 0], v00000226668c27d0_0, L_00000226668d6698;
L_00000226668d5380 .cmp/eq 32, L_00000226668d4f20, L_00000226668d66e0;
L_00000226668d5420 .functor MUXZ 32, L_00000226668d54c0, L_00000226668d6728, L_00000226668d5380, C4<>;
S_00000226668d0170 .scope module, "PC" "ProgramCounter" 3 107, 18 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v00000226668d17c0_0 .net "PCWrite", 0 0, v00000226668c24b0_0;  alias, 1 drivers
v00000226668d0b40_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668d1900_0 .net "pc_i", 31 0, L_00000226668d57e0;  alias, 1 drivers
v00000226668d0500_0 .var "pc_o", 31 0;
v00000226668d0e60_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
S_00000226668cfb30 .scope module, "PC_plus_4_Adder" "Adder" 3 95, 5 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000226668d0be0_0 .net "src1_i", 31 0, v00000226668d0500_0;  alias, 1 drivers
v00000226668d1d60_0 .net "src2_i", 31 0, L_00000226668d64e8;  alias, 1 drivers
v00000226668d1e00_0 .net "sum_o", 31 0, L_00000226668d4520;  alias, 1 drivers
L_00000226668d4520 .arith/sum 32, v00000226668d0500_0, L_00000226668d64e8;
S_00000226668cf4f0 .scope module, "RF" "Reg_File" 3 171, 19 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000226667fc700 .functor BUFZ 32, L_00000226668d45c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022666452b70 .functor BUFZ 32, L_00000226668d4700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226668d0c80_0 .net "RDaddr_i", 4 0, v00000226668c6830_0;  alias, 1 drivers
v00000226668d1ea0_0 .net "RDdata_i", 31 0, v00000226668c6f10_0;  alias, 1 drivers
v00000226668d0d20_0 .net "RSaddr_i", 4 0, L_000002266692fc80;  1 drivers
v00000226668d0dc0_0 .net "RSdata_o", 31 0, L_00000226667fc700;  alias, 1 drivers
v00000226668d1040_0 .net "RTaddr_i", 4 0, L_000002266692faa0;  1 drivers
v00000226668d19a0_0 .net "RTdata_o", 31 0, L_0000022666452b70;  alias, 1 drivers
v00000226668d15e0_0 .net "RegWrite_i", 0 0, L_0000022666930400;  1 drivers
v00000226668d10e0 .array/s "Reg_File", 31 0, 31 0;
v00000226668d1180_0 .net *"_ivl_0", 31 0, L_00000226668d45c0;  1 drivers
v00000226668d1220_0 .net *"_ivl_10", 6 0, L_00000226668d4840;  1 drivers
L_00000226668d6800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226668d1360_0 .net *"_ivl_13", 1 0, L_00000226668d6800;  1 drivers
v00000226668d1400_0 .net *"_ivl_2", 6 0, L_00000226668d4660;  1 drivers
L_00000226668d67b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226668d1a40_0 .net *"_ivl_5", 1 0, L_00000226668d67b8;  1 drivers
v00000226668d1b80_0 .net *"_ivl_8", 31 0, L_00000226668d4700;  1 drivers
v00000226668d2300_0 .net "clk_i", 0 0, v00000226668d4de0_0;  alias, 1 drivers
v00000226668d14a0_0 .net "rst_i", 0 0, v00000226668d5920_0;  alias, 1 drivers
E_00000226668435c0 .event negedge, v00000226668bd1b0_0;
L_00000226668d45c0 .array/port v00000226668d10e0, L_00000226668d4660;
L_00000226668d4660 .concat [ 5 2 0 0], L_000002266692fc80, L_00000226668d67b8;
L_00000226668d4700 .array/port v00000226668d10e0, L_00000226668d4840;
L_00000226668d4840 .concat [ 5 2 0 0], L_000002266692faa0, L_00000226668d6800;
S_00000226668cf680 .scope module, "SL1" "Shift_Left_1" 3 188, 20 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000226668d1720_0 .net *"_ivl_2", 30 0, L_00000226669304a0;  1 drivers
L_00000226668d6848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226668d1540_0 .net *"_ivl_4", 0 0, L_00000226668d6848;  1 drivers
v00000226668d1680_0 .net "data_i", 31 0, v00000226668c6970_0;  alias, 1 drivers
v00000226668d1c20_0 .net "data_o", 31 0, L_000002266692eba0;  alias, 1 drivers
L_00000226669304a0 .part v00000226668c6970_0, 0, 31;
L_000002266692eba0 .concat [ 1 31 0 0], L_00000226668d6848, L_00000226669304a0;
S_00000226668cf810 .scope module, "alu" "alu" 3 266, 21 3 0, S_000002266686bb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero";
v00000226668d1f40_0 .net "ALU_control", 3 0, v0000022666817930_0;  alias, 1 drivers
v00000226668d1fe0_0 .net "Zero", 0 0, L_00000226669309a0;  alias, 1 drivers
L_00000226668d6920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226668d2080_0 .net/2u *"_ivl_0", 31 0, L_00000226668d6920;  1 drivers
v00000226668d2120_0 .net *"_ivl_2", 0 0, L_000002266692f0a0;  1 drivers
L_00000226668d6968 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000226668d21c0_0 .net/2s *"_ivl_4", 1 0, L_00000226668d6968;  1 drivers
L_00000226668d69b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226668d2260_0 .net/2s *"_ivl_6", 1 0, L_00000226668d69b0;  1 drivers
v00000226668d23a0_0 .net *"_ivl_8", 1 0, L_000002266692ea60;  1 drivers
v00000226668d2970_0 .var "result", 31 0;
v00000226668d3690_0 .net "rst_n", 0 0, v00000226668d5920_0;  alias, 1 drivers
v00000226668d4310_0 .net "src1", 31 0, v00000226668c6470_0;  alias, 1 drivers
v00000226668d3af0_0 .net "src2", 31 0, v00000226668c6010_0;  alias, 1 drivers
E_0000022666843680 .event anyedge, v0000022666817930_0, v00000226668c6470_0, v00000226668c6010_0;
L_000002266692f0a0 .cmp/eq 32, v00000226668d2970_0, L_00000226668d6920;
L_000002266692ea60 .functor MUXZ 2, L_00000226668d69b0, L_00000226668d6968, L_000002266692f0a0, C4<>;
L_00000226669309a0 .part L_000002266692ea60, 0, 1;
    .scope S_00000226668d0170;
T_0 ;
    %wait E_000002266683e4c0;
    %load/vec4 v00000226668d0e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668d0500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000226668d17c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000226668d1900_0;
    %assign/vec4 v00000226668d0500_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022666427170;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668c5ed0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000226668c5ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000226668c5ed0_0;
    %store/vec4a v00000226668c56b0, 4, 0;
    %load/vec4 v00000226668c5ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226668c5ed0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data3.txt", v00000226668c56b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002266642bf20;
T_2 ;
    %wait E_000002266683e4c0;
    %load/vec4 v00000226668c65b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v00000226668c39f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000226668c3db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c3450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c6510_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000226668c3bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000226668c3c70_0;
    %assign/vec4 v00000226668c3db0_0, 0;
    %load/vec4 v00000226668c33b0_0;
    %assign/vec4 v00000226668c3450_0, 0;
    %load/vec4 v00000226668be010_0;
    %assign/vec4 v00000226668c6510_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002266642e3c0;
T_3 ;
    %wait E_0000022666841180;
    %load/vec4 v00000226668c36d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c42b0_0;
    %load/vec4 v00000226668c2d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c42b0_0;
    %load/vec4 v00000226668c4170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668c24b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668c3950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668c27d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668c24b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668c3950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668c27d0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022666430b80;
T_4 ;
    %wait E_000002266683e600;
    %load/vec4 v00000226668bdd90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bdf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668bc8f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668bcfd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000226668bded0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000226668bdcf0_0, 0, 2;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000226668cf4f0;
T_5 ;
    %wait E_00000226668435c0;
    %load/vec4 v00000226668d14a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000226668d15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000226668d1ea0_0;
    %load/vec4 v00000226668d0c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000226668d0c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000226668d10e0, 4;
    %load/vec4 v00000226668d0c80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226668d10e0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022666427300;
T_6 ;
    %wait E_0000022666842280;
    %load/vec4 v00000226668c5750_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000226668c5a70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000226668c5a70_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000226668c6970_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002266642bc20;
T_7 ;
    %wait E_000002266683dd80;
    %load/vec4 v00000226668c3270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c3130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226668c3d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000226668c25f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226668c2a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c2550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c3310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c34f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226668c2cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226668c4210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c31d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000226668c2730_0;
    %assign/vec4 v00000226668c3130_0, 0;
    %load/vec4 v00000226668c2690_0;
    %assign/vec4 v00000226668c3d10_0, 0;
    %load/vec4 v00000226668c3b30_0;
    %assign/vec4 v00000226668c25f0_0, 0;
    %load/vec4 v00000226668c38b0_0;
    %assign/vec4 v00000226668c2a50_0, 0;
    %load/vec4 v00000226668c2f50_0;
    %assign/vec4 v00000226668c2550_0, 0;
    %load/vec4 v00000226668c2ff0_0;
    %assign/vec4 v00000226668c3310_0, 0;
    %load/vec4 v00000226668c3590_0;
    %assign/vec4 v00000226668c34f0_0, 0;
    %load/vec4 v00000226668c3a90_0;
    %assign/vec4 v00000226668c2cd0_0, 0;
    %load/vec4 v00000226668c2af0_0;
    %assign/vec4 v00000226668c4210_0, 0;
    %load/vec4 v00000226668c3770_0;
    %assign/vec4 v00000226668c31d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002266642e230;
T_8 ;
    %wait E_000002266683f680;
    %load/vec4 v00000226668c2910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c2c30_0;
    %load/vec4 v00000226668c2870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226668c2870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000226668c40d0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000226668c3090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c2c30_0;
    %load/vec4 v00000226668c2b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226668c2b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000226668c40d0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000226668c40d0_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v00000226668c2910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c3e50_0;
    %load/vec4 v00000226668c2870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226668c2870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000226668c29b0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000226668c3090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000226668c3e50_0;
    %load/vec4 v00000226668c2b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226668c2b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000226668c29b0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000226668c29b0_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002266641d960;
T_9 ;
    %wait E_00000226668423c0;
    %load/vec4 v00000226668c6d30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000226668c7370_0;
    %store/vec4 v00000226668c6470_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000226668c6d30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v00000226668c5c50_0;
    %store/vec4 v00000226668c6470_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000226668c6d30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v00000226668c5d90_0;
    %store/vec4 v00000226668c6470_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668c6470_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002266641daf0;
T_10 ;
    %wait E_0000022666842f00;
    %load/vec4 v00000226668c6dd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000226668c5f70_0;
    %store/vec4 v00000226668c6010_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000226668c6dd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000226668c7050_0;
    %store/vec4 v00000226668c6010_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000226668c6dd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v00000226668c63d0_0;
    %store/vec4 v00000226668c6010_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668c6010_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000226663c6150;
T_11 ;
    %wait E_000002266683e480;
    %load/vec4 v00000226668162b0_0;
    %dup/vec4;
    %pushi/vec4 0, 60, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 60, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022666817930_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000226668cf810;
T_12 ;
    %wait E_0000022666843680;
    %load/vec4 v00000226668d1f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_12.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/z;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/z;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %and;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %or;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %add;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %sub;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %nor;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %nand;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v00000226668d4310_0;
    %ix/getv 4, v00000226668d3af0_0;
    %shiftr 4;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v00000226668d4310_0;
    %ix/getv 4, v00000226668d3af0_0;
    %shiftl 4;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v00000226668d4310_0;
    %load/vec4 v00000226668d3af0_0;
    %xor;
    %store/vec4 v00000226668d2970_0, 0, 32;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000022666430d10;
T_13 ;
    %wait E_000002266683dd80;
    %load/vec4 v00000226668c2e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668bd110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226668bce90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226668be1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226668c4350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668bc850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c3810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226668bc710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668bd610_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000226668bd070_0;
    %assign/vec4 v00000226668bd110_0, 0;
    %load/vec4 v00000226668be290_0;
    %assign/vec4 v00000226668bce90_0, 0;
    %load/vec4 v00000226668be0b0_0;
    %assign/vec4 v00000226668be1f0_0, 0;
    %load/vec4 v00000226668c4030_0;
    %assign/vec4 v00000226668c4350_0, 0;
    %load/vec4 v00000226668bc7b0_0;
    %assign/vec4 v00000226668bc850_0, 0;
    %load/vec4 v00000226668c3f90_0;
    %assign/vec4 v00000226668c3810_0, 0;
    %load/vec4 v00000226668be330_0;
    %assign/vec4 v00000226668bc710_0, 0;
    %load/vec4 v00000226668bd570_0;
    %assign/vec4 v00000226668bd610_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000226663c6470;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668bcd50_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000226668bcd50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000226668bcd50_0;
    %store/vec4a v000002266642dea0, 4, 0;
    %load/vec4 v00000226668bcd50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226668bcd50_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002266642dea0, 4, 0;
    %end;
    .thread T_14;
    .scope S_00000226663c6470;
T_15 ;
    %wait E_000002266683e4c0;
    %load/vec4 v00000226668bca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000226668bdbb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000226668bdb10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002266642dea0, 0, 4;
    %load/vec4 v00000226668bdbb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000226668bdb10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002266642dea0, 0, 4;
    %load/vec4 v00000226668bdbb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000226668bdb10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002266642dea0, 0, 4;
    %load/vec4 v00000226668bdbb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000226668bdb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002266642dea0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022666427490;
T_16 ;
    %wait E_000002266683dd80;
    %load/vec4 v00000226668c5610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226668c6790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c57f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c5930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226668c6830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226668c6c90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000226668c5e30_0;
    %assign/vec4 v00000226668c6790_0, 0;
    %load/vec4 v00000226668c6330_0;
    %assign/vec4 v00000226668c57f0_0, 0;
    %load/vec4 v00000226668c70f0_0;
    %assign/vec4 v00000226668c5930_0, 0;
    %load/vec4 v00000226668c5890_0;
    %assign/vec4 v00000226668c6830_0, 0;
    %load/vec4 v00000226668c5cf0_0;
    %assign/vec4 v00000226668c6c90_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000226668cf9a0;
T_17 ;
    %wait E_0000022666843b00;
    %load/vec4 v00000226668c7190_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000226668c60b0_0;
    %store/vec4 v00000226668c6f10_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000226668c7190_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000226668c6150_0;
    %store/vec4 v00000226668c6f10_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000226668c7190_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v00000226668c6e70_0;
    %store/vec4 v00000226668c6f10_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668c6f10_0, 0, 32;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002266686b9f0;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v00000226668d4de0_0;
    %inv;
    %store/vec4 v00000226668d4de0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000002266686b9f0;
T_19 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002266686b9f0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000002266686b9f0;
T_20 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v00000226668d5740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668d4de0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226668d6280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226668d5920_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226668d5920_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v00000226668d5740_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002266686b9f0;
T_21 ;
    %wait E_000002266683e4c0;
    %load/vec4 v00000226668d6280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226668d6280_0, 0, 32;
    %load/vec4 v00000226668d6280_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v00000226668d0500_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v00000226668bcf30_0, v00000226668bcf30_1, v00000226668bcf30_2, v00000226668bcf30_3, v00000226668bcf30_4, v00000226668bcf30_5, v00000226668bcf30_6, v00000226668bcf30_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v00000226668bcf30_8, v00000226668bcf30_9, v00000226668bcf30_10, v00000226668bcf30_11, v00000226668bcf30_12, v00000226668bcf30_13, v00000226668bcf30_14, v00000226668bcf30_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v00000226668bcf30_16, v00000226668bcf30_17, v00000226668bcf30_18, v00000226668bcf30_19, v00000226668bcf30_20, v00000226668bcf30_21, v00000226668bcf30_22, v00000226668bcf30_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v00000226668bcf30_24, v00000226668bcf30_25, v00000226668bcf30_26, v00000226668bcf30_27, v00000226668bcf30_28, v00000226668bcf30_29, v00000226668bcf30_30, v00000226668bcf30_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v00000226668d10e0, 0>, &A<v00000226668d10e0, 1>, &A<v00000226668d10e0, 2>, &A<v00000226668d10e0, 3>, &A<v00000226668d10e0, 4>, &A<v00000226668d10e0, 5>, &A<v00000226668d10e0, 6>, &A<v00000226668d10e0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v00000226668d10e0, 8>, &A<v00000226668d10e0, 9>, &A<v00000226668d10e0, 10>, &A<v00000226668d10e0, 11>, &A<v00000226668d10e0, 12>, &A<v00000226668d10e0, 13>, &A<v00000226668d10e0, 14>, &A<v00000226668d10e0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v00000226668d10e0, 16>, &A<v00000226668d10e0, 17>, &A<v00000226668d10e0, 18>, &A<v00000226668d10e0, 19>, &A<v00000226668d10e0, 20>, &A<v00000226668d10e0, 21>, &A<v00000226668d10e0, 22>, &A<v00000226668d10e0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v00000226668d10e0, 24>, &A<v00000226668d10e0, 25>, &A<v00000226668d10e0, 26>, &A<v00000226668d10e0, 27>, &A<v00000226668d10e0, 28>, &A<v00000226668d10e0, 29>, &A<v00000226668d10e0, 30>, &A<v00000226668d10e0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v00000226668d5740_0, "PC = %d\012", v00000226668d0500_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v00000226668d5740_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v00000226668bcf30_0, v00000226668bcf30_1, v00000226668bcf30_2, v00000226668bcf30_3, v00000226668bcf30_4, v00000226668bcf30_5, v00000226668bcf30_6, v00000226668bcf30_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v00000226668d5740_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v00000226668bcf30_8, v00000226668bcf30_9, v00000226668bcf30_10, v00000226668bcf30_11, v00000226668bcf30_12, v00000226668bcf30_13, v00000226668bcf30_14, v00000226668bcf30_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v00000226668d5740_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v00000226668bcf30_16, v00000226668bcf30_17, v00000226668bcf30_18, v00000226668bcf30_19, v00000226668bcf30_20, v00000226668bcf30_21, v00000226668bcf30_22, v00000226668bcf30_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v00000226668d5740_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v00000226668bcf30_24, v00000226668bcf30_25, v00000226668bcf30_26, v00000226668bcf30_27, v00000226668bcf30_28, v00000226668bcf30_29, v00000226668bcf30_30, v00000226668bcf30_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v00000226668d5740_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v00000226668d5740_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v00000226668d10e0, 0>, &A<v00000226668d10e0, 1>, &A<v00000226668d10e0, 2>, &A<v00000226668d10e0, 3>, &A<v00000226668d10e0, 4>, &A<v00000226668d10e0, 5>, &A<v00000226668d10e0, 6>, &A<v00000226668d10e0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v00000226668d5740_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v00000226668d10e0, 8>, &A<v00000226668d10e0, 9>, &A<v00000226668d10e0, 10>, &A<v00000226668d10e0, 11>, &A<v00000226668d10e0, 12>, &A<v00000226668d10e0, 13>, &A<v00000226668d10e0, 14>, &A<v00000226668d10e0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v00000226668d5740_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v00000226668d10e0, 16>, &A<v00000226668d10e0, 17>, &A<v00000226668d10e0, 18>, &A<v00000226668d10e0, 19>, &A<v00000226668d10e0, 20>, &A<v00000226668d10e0, 21>, &A<v00000226668d10e0, 22>, &A<v00000226668d10e0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v00000226668d5740_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v00000226668d10e0, 24>, &A<v00000226668d10e0, 25>, &A<v00000226668d10e0, 26>, &A<v00000226668d10e0, 27>, &A<v00000226668d10e0, 28>, &A<v00000226668d10e0, 29>, &A<v00000226668d10e0, 30>, &A<v00000226668d10e0, 31> {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
