# systemverilog
Plan is to make some design projects using systemverilog 
