`timescale 10ns/1ns
module fp_tp;
    reg clk,rst;
    wire clk_odd,clk_even;
    fp myfp(clk,rst,clk_even,clk_odd);
    initial clk=0;
	always
		begin
		#5 clk=1'b1;
		#5 clk=1'b0;
		end
	initial
		begin
			rst=0;
			#20 rst=1;
			#800 $finish;
		end
endmodule