Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cc5707bb9d0d40e984bfbb4bbbb8a56b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 7 [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/tb.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
