Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to H:/verilog/counting/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to H:/verilog/counting/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "counting.v" in library work
ERROR:HDLCompilers:26 - "counting.v" line 95 expecting 'end', found 'endmodule'
Module <counting> compiled
ERROR:HDLCompilers:26 - "counting.v" line 96 expecting 'endmodule', found 'EOF'
Analysis of file <".prj"> failed.
--> 

Total memory usage is 4484392 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

