library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mux_sign is
    Port ( input_1 : in STD_LOGIC_VECTOR(19 downto 0);
           input_2 : in STD_LOGIC_VECTOR(19 downto 0);
           input_3 : in STD_LOGIC_VECTOR(19 downto 0);
           input_4 : in STD_LOGIC_VECTOR(19 downto 0);
           enable  : in STD_LOGIC_VECTOR(1 downto 0);
           output  : out STD_LOGIC_VECTOR(19 downto 0));
end mux_sign;

architecture Behavioral of mux_sign is
begin
    process(input_1, input_2, input_3,input_4,  enable)
    begin
        case enable is
            when "00" => 
					output <= input_1;
            when "01" => 
					output <= input_2;
            when "10" => 
					output <= input_3;
            when "11" => 
					output <= input_4;
            when others => output <= (others => '0'); 
        end case;
    end process;
end Behavioral;