<stg><name>canny_Filter2D.1</name>


<trans_list>

<trans id="314" from="1" to="2">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="2">
<condition id="201">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="2" to="3">
<condition id="203">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="3" to="4">
<condition id="204">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="4" to="5">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="5" to="6">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="6" to="7">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="7" to="8">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="8" to="9">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="9" to="10">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="10" to="19">
<condition id="254">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="10" to="11">
<condition id="263">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="11" to="12">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="12" to="13">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="13" to="14">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="14" to="15">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="15" to="16">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="16" to="17">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="17" to="18">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="18" to="6">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="19" to="3">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:2  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:3  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:4  %k_buf_0_val_3 = alloca [1024 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:5  %k_buf_0_val_4 = alloca [1024 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:6  %k_buf_0_val_5 = alloca [1024 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="13" op_0_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:7  %rows_cast = zext i12 %p_src_rows_V_read_1 to i13

]]></node>
<StgValue><ssdm name="rows_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="13" op_0_bw="12">
<![CDATA[
arrayctor.loop1.i.preheader:8  %cols_cast = zext i12 %p_src_cols_V_read_1 to i13

]]></node>
<StgValue><ssdm name="cols_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:9  br label %arrayctor.loop1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_43, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.i:1  %tmp_43 = xor i1 %tmp_s, true

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:0  %src_kernel_win_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %src_kernel_win_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %src_kernel_win_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:6  %right_border_buf_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:7  %right_border_buf_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:8  %right_border_buf_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:9  %right_border_buf_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:10  %right_border_buf_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:11  %right_border_buf_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i:12  %heightloop = add i13 2, %rows_cast

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i:13  %widthloop = add i13 2, %cols_cast

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i:14  %tmp = trunc i12 %p_src_rows_V_read_1 to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i:15  %p_neg391_i_cast = add i2 -1, %tmp

]]></node>
<StgValue><ssdm name="p_neg391_i_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.i:16  %tmp_48 = trunc i12 %p_src_cols_V_read_1 to i2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i:17  %not_tmp_s = icmp ne i12 %p_src_rows_V_read_1, 1

]]></node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="13" op_0_bw="1">
<![CDATA[
._crit_edge.i:18  %p_anchor_4_1_cast = zext i1 %not_tmp_s to i13

]]></node>
<StgValue><ssdm name="p_anchor_4_1_cast"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i:19  %tmp_44 = icmp eq i12 %p_src_rows_V_read_1, 1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge.i:20  %tmp_45 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_rows_V_read_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.i:21  %tmp_394_cast = zext i13 %tmp_45 to i14

]]></node>
<StgValue><ssdm name="tmp_394_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i:22  %tmp_46 = add i14 2, %tmp_394_cast

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i:23  %tmp_47 = icmp eq i12 %p_src_cols_V_read_1, 1

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge.i:24  %tmp_49 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.i:25  %tmp_108_cast = zext i13 %tmp_49 to i14

]]></node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i:26  %tmp_50 = add i14 -2, %tmp_108_cast

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i:27  %tmp_51 = add i2 -1, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:28  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i12 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="13" op_0_bw="12">
<![CDATA[
:1  %tmp_94_cast = zext i12 %p_014_0_i to i13

]]></node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_52 = icmp ult i13 %tmp_94_cast, %heightloop

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1027, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_V = add i12 %p_014_0_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_52, label %1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1024, 1024, 3, 3>.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_54 = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %ult = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_014_0_i, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %icmp = icmp ne i11 %tmp_55, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_56 = icmp eq i13 %p_anchor_4_1_cast, %tmp_94_cast

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_356_1 = icmp eq i12 %p_014_0_i, 0

]]></node>
<StgValue><ssdm name="tmp_356_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_356_2 = icmp eq i12 %p_014_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_356_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_57 = icmp ugt i12 %p_014_0_i, %p_src_rows_V_read_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %tmp_58 = add i13 -1, %tmp_94_cast

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:12  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_58, i32 12)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_60 = icmp slt i13 %tmp_58, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:16  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_58, i32 12)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %p_assign_s = sub i13 1, %tmp_94_cast

]]></node>
<StgValue><ssdm name="p_assign_s"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:18  %p_p2_i423_i = select i1 %tmp_61, i13 %p_assign_s, i13 %tmp_58

]]></node>
<StgValue><ssdm name="p_p2_i423_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="2" op_0_bw="14">
<![CDATA[
:20  %tmp_63 = trunc i14 %tmp_46 to i2

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="2" op_0_bw="13">
<![CDATA[
:21  %tmp_64 = trunc i13 %p_p2_i423_i to i2

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:22  %p_assign_14_1 = add i13 -2, %tmp_94_cast

]]></node>
<StgValue><ssdm name="p_assign_14_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:23  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp_382_1 = icmp slt i13 %p_assign_14_1, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_382_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:27  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %p_assign_15_1 = sub i13 2, %tmp_94_cast

]]></node>
<StgValue><ssdm name="p_assign_15_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:29  %p_p2_i423_i_1 = select i1 %tmp_66, i13 %p_assign_15_1, i13 %p_assign_14_1

]]></node>
<StgValue><ssdm name="p_p2_i423_i_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="2" op_0_bw="14">
<![CDATA[
:31  %tmp_67 = trunc i14 %tmp_46 to i2

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="2" op_0_bw="13">
<![CDATA[
:32  %tmp_68 = trunc i13 %p_p2_i423_i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:33  %p_assign_14_2 = add i13 -3, %tmp_94_cast

]]></node>
<StgValue><ssdm name="p_assign_14_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:34  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_2, i32 12)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:36  %tmp_382_2 = icmp slt i13 %p_assign_14_2, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_382_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:38  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_14_2, i32 12)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:39  %p_assign_15_2 = sub i13 3, %tmp_94_cast

]]></node>
<StgValue><ssdm name="p_assign_15_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:40  %p_p2_i423_i_2 = select i1 %tmp_70, i13 %p_assign_15_2, i13 %p_assign_14_2

]]></node>
<StgValue><ssdm name="p_p2_i423_i_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="14">
<![CDATA[
:42  %tmp_71 = trunc i14 %tmp_46 to i2

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="2" op_0_bw="13">
<![CDATA[
:43  %tmp_72 = trunc i13 %p_p2_i423_i_2 to i2

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="2" op_0_bw="13">
<![CDATA[
:45  %tmp_73 = trunc i13 %tmp_58 to i2

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="2" op_0_bw="13">
<![CDATA[
:47  %tmp_75 = trunc i13 %p_p2_i423_i to i2

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:48  %tmp_76 = sub i2 %tmp_63, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="2" op_0_bw="13">
<![CDATA[
:53  %tmp_79 = trunc i13 %p_assign_14_1 to i2

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="2" op_0_bw="13">
<![CDATA[
:55  %tmp_83 = trunc i13 %p_p2_i423_i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:56  %tmp_85 = sub i2 %tmp_67, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="2" op_0_bw="13">
<![CDATA[
:61  %tmp_93 = trunc i13 %p_assign_14_2 to i2

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="2" op_0_bw="13">
<![CDATA[
:63  %tmp_95 = trunc i13 %p_p2_i423_i_2 to i2

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:64  %tmp_96 = sub i2 %tmp_71, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0">
<![CDATA[
filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1024, 1024, 3, 3>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %rev3 = xor i1 %tmp_59, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_cond_i422_i = and i1 %tmp_60, %rev3

]]></node>
<StgValue><ssdm name="or_cond_i422_i"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_62 = icmp slt i13 %p_p2_i423_i, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %rev4 = xor i1 %tmp_65, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %or_cond_i422_i_1 = and i1 %tmp_382_1, %rev4

]]></node>
<StgValue><ssdm name="or_cond_i422_i_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_392_1 = icmp slt i13 %p_p2_i423_i_1, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_392_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %rev5 = xor i1 %tmp_69, true

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %or_cond_i422_i_2 = and i1 %tmp_382_2, %rev5

]]></node>
<StgValue><ssdm name="or_cond_i422_i_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:41  %tmp_392_2 = icmp slt i13 %p_p2_i423_i_2, %rows_cast

]]></node>
<StgValue><ssdm name="tmp_392_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %brmerge2 = or i1 %or_cond_i422_i, %tmp_44

]]></node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:46  %tmp_74 = select i1 %or_cond_i422_i, i2 %tmp_73, i2 0

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:49  %tmp_77 = select i1 %tmp_62, i2 %tmp_75, i2 %tmp_76

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:52  %brmerge3 = or i1 %or_cond_i422_i_1, %tmp_44

]]></node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:54  %tmp_82 = select i1 %or_cond_i422_i_1, i2 %tmp_79, i2 0

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:57  %tmp_87 = select i1 %tmp_392_1, i2 %tmp_83, i2 %tmp_85

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %brmerge4 = or i1 %or_cond_i422_i_2, %tmp_44

]]></node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:62  %tmp_94 = select i1 %or_cond_i422_i_2, i2 %tmp_93, i2 0

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:65  %tmp_98 = select i1 %tmp_392_2, i2 %tmp_95, i2 %tmp_96

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:50  %tmp_78 = select i1 %brmerge2, i2 %tmp_74, i2 %tmp_77

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:51  %row_assign_s = sub i2 %p_neg391_i_cast, %tmp_78

]]></node>
<StgValue><ssdm name="row_assign_s"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:58  %tmp_88 = select i1 %brmerge3, i2 %tmp_82, i2 %tmp_87

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:59  %row_assign_13_1_t = sub i2 %p_neg391_i_cast, %tmp_88

]]></node>
<StgValue><ssdm name="row_assign_13_1_t"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:66  %tmp_99 = select i1 %brmerge4, i2 %tmp_94, i2 %tmp_98

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:67  %row_assign_13_2_t = sub i2 %p_neg391_i_cast, %tmp_99

]]></node>
<StgValue><ssdm name="row_assign_13_2_t"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %p_027_0_i = phi i12 [ 0, %1 ], [ %j_V, %._crit_edge411.i ]

]]></node>
<StgValue><ssdm name="p_027_0_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="12">
<![CDATA[
:2  %tmp_98_cast = zext i12 %p_027_0_i to i13

]]></node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp_80 = icmp ult i13 %tmp_98_cast, %widthloop

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %j_V = add i12 %p_027_0_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_80, label %.critedge.i_ifconv, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i_ifconv:8  %tmp_100 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_027_0_i, i32 1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i_ifconv:9  %icmp3 = icmp ne i11 %tmp_100, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i_ifconv:11  %ImagLoc_x = add i13 -1, %tmp_98_cast

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:12  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:13  %rev6 = xor i1 %tmp_101, true

]]></node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i_ifconv:14  %tmp_84 = icmp slt i13 %ImagLoc_x, %cols_cast

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:19  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i_ifconv:20  %p_assign_3 = sub i13 1, %tmp_98_cast

]]></node>
<StgValue><ssdm name="p_assign_3"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:21  %p_p2_i_i = select i1 %tmp_103, i13 %p_assign_3, i13 %ImagLoc_x

]]></node>
<StgValue><ssdm name="p_p2_i_i"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge404.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp3

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge404.i_ifconv:7  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge411.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:15  %or_cond_i_i = and i1 %tmp_84, %rev6

]]></node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:16  %brmerge1 = or i1 %or_cond_i_i, %tmp_47

]]></node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.critedge.i_ifconv:17  %ImagLoc_x_cast_mux = select i1 %or_cond_i_i, i13 %ImagLoc_x, i13 0

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast_mux"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:18  %ImagLoc_x_cast_mux_cast = zext i13 %ImagLoc_x_cast_mux to i14

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast_mux_cast"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="14" op_0_bw="13">
<![CDATA[
.critedge.i_ifconv:22  %p_p2_i_i_cast = sext i13 %p_p2_i_i to i14

]]></node>
<StgValue><ssdm name="p_p2_i_i_cast"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge.i_ifconv:23  %tmp_86 = icmp slt i13 %p_p2_i_i, %cols_cast

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge.i_ifconv:24  %p_assign_4 = sub i14 %tmp_50, %p_p2_i_i_cast

]]></node>
<StgValue><ssdm name="p_assign_4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.critedge.i_ifconv:25  %sel_tmp = select i1 %brmerge1, i14 %ImagLoc_x_cast_mux_cast, i14 %p_assign_4

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:26  %sel_tmp9 = xor i1 %brmerge1, true

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:31  %brmerge = or i1 %rev, %tmp_84

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i_ifconv:46  br i1 %or_cond_i_i, label %3, label %._crit_edge404.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit421.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit421.i.0:1  br i1 %tmp_56, label %"operator().exit464.i.0", label %._crit_edge406.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge406.i.0:0  br i1 %tmp_356_1, label %"operator().exit464.i.1", label %._crit_edge406.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge406.i.1:0  br i1 %tmp_356_2, label %"operator().exit464.i.2", label %._crit_edge406.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge406.i.2:0  br label %._crit_edge404.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_54, label %.preheader388.i.preheader.0, label %._crit_edge404.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:27  %sel_tmp1 = and i1 %tmp_86, %sel_tmp9

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.critedge.i_ifconv:28  %x = select i1 %sel_tmp1, i14 %p_p2_i_i_cast, i14 %sel_tmp

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="2" op_0_bw="14">
<![CDATA[
.critedge.i_ifconv:30  %tmp_104 = trunc i14 %x to i2

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.i_ifconv:35  %col_assign_6_t = sub i2 %tmp_51, %tmp_104

]]></node>
<StgValue><ssdm name="col_assign_6_t"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="14">
<![CDATA[
.critedge.i_ifconv:29  %col_assign_cast = sext i14 %x to i32

]]></node>
<StgValue><ssdm name="col_assign_cast"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i_ifconv:32  %tmp_89 = zext i32 %col_assign_cast to i64

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:33  %k_buf_0_val_3_addr = getelementptr [1024 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:38  %k_buf_0_val_4_addr = getelementptr [1024 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:42  %k_buf_0_val_5_addr = getelementptr [1024 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_89

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_2"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1026, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_s"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_74 = load i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1_74"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:2  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_s"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:3  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_s"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_1_75 = load i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1_75"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.critedge.i_ifconv:6  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1836) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:36  %tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_74, i8 undef, i2 %col_assign_6_t)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:37  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_90

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:40  %tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_75, i8 undef, i2 %col_assign_6_t)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:41  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_91

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="10">
<![CDATA[
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i_ifconv:44  %tmp_92 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i2 %col_assign_6_t)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:45  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_92

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit421.i.0:0  %tmp_112 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_356_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit464.i.2:0  store i8 %tmp_112, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_356_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0">
<![CDATA[
operator().exit464.i.2:1  br label %._crit_edge406.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8">
<![CDATA[
.preheader388.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="8">
<![CDATA[
.preheader388.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_2"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:4  %tmp_107 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader388.i.preheader.0:5  store i8 %tmp_107, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:6  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:7  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:8  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:10  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.preheader.0:11  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="219" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit464.i.0:0  store i8 %tmp_112, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
operator().exit464.i.0:1  br label %._crit_edge406.i.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_356_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit464.i.1:0  store i8 %tmp_112, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_356_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
operator().exit464.i.1:1  br label %._crit_edge406.i.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader388.i.preheader.0:2  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader388.i.preheader.0:3  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.i.preheader.0:12  br label %._crit_edge404.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge404.i_ifconv:0  %tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge404.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_57, i8 %tmp_97, i8 %col_buf_0_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge404.i_ifconv:2  %tmp_102 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_1_t)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge404.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_57, i8 %tmp_102, i8 %col_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge404.i_ifconv:4  %tmp_105 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_2_t)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge404.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_57, i8 %tmp_105, i8 %col_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1_s"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1_s"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:6  %OP1_V_0_cast = zext i8 %src_kernel_win_0_val_2_1_1_s to i20

]]></node>
<StgValue><ssdm name="OP1_V_0_cast"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:8  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i20

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_0_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:12  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_val_2_0 to i20

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_0_2"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:14  %OP1_V_1_cast = zext i8 %src_kernel_win_0_val_1_1_1_s to i20

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge411.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo_1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge411.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="250" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_0_1"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_0_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8">
<![CDATA[
.preheader_ifconv:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1_s"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:7  %p_Val2_s = mul i20 %OP1_V_0_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:9  %p_Val2_14_0_1 = mul i20 %OP1_V_0_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_0_1"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:10  %p_Val2_17_0_1 = add i20 %p_Val2_s, %p_Val2_14_0_1

]]></node>
<StgValue><ssdm name="p_Val2_17_0_1"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:13  %p_Val2_14_0_2 = mul i20 %OP1_V_0_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_0_2"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:15  %p_Val2_14_1 = mul i20 %OP1_V_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:16  %tmp28 = add i20 %p_Val2_14_0_2, %p_Val2_14_1

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:23  %OP1_V_1_2_cast = zext i8 %src_kernel_win_0_val_1_0 to i20

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1_2"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:25  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_0_1_1_s to i20

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:31  %OP1_V_2_2_cast = zext i8 %src_kernel_win_0_val_0_0 to i20

]]></node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2_2"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge411.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge411.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_81)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge411.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge411.i:10  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="21" op_0_bw="20">
<![CDATA[
.preheader_ifconv:11  %p_Val2_17_0_1_cast = zext i20 %p_Val2_17_0_1 to i21

]]></node>
<StgValue><ssdm name="p_Val2_17_0_1_cast"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="21" op_0_bw="20">
<![CDATA[
.preheader_ifconv:17  %tmp28_cast = zext i20 %tmp28 to i21

]]></node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader_ifconv:18  %p_Val2_17_1 = add i21 %tmp28_cast, %p_Val2_17_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_17_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="21" op_0_bw="8">
<![CDATA[
.preheader_ifconv:20  %OP1_V_1_1_cast = zext i8 %src_kernel_win_0_val_1_1_lo to i21

]]></node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

]]></node>
<StgValue><ssdm name="p_Val2_14_1_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1_2"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="20" op_0_bw="8">
<![CDATA[
.preheader_ifconv:28  %OP1_V_2_1_cast = zext i8 %src_kernel_win_0_val_0_1_lo to i20

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_2_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="22" op_0_bw="21">
<![CDATA[
.preheader_ifconv:19  %p_Val2_17_1_cast = zext i21 %p_Val2_17_1 to i22

]]></node>
<StgValue><ssdm name="p_Val2_17_1_cast"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

]]></node>
<StgValue><ssdm name="p_Val2_14_1_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:24  %p_Val2_14_1_2 = mul i20 %OP1_V_1_2_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_1_2"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:26  %p_Val2_14_2 = mul i20 %OP1_V_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="22" op_0_bw="20">
<![CDATA[
.preheader_ifconv:27  %tmp_400_2_cast = zext i20 %p_Val2_14_2 to i22

]]></node>
<StgValue><ssdm name="tmp_400_2_cast"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_2_1"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:32  %p_Val2_14_2_2 = mul i20 %OP1_V_2_2_cast, 1513

]]></node>
<StgValue><ssdm name="p_Val2_14_2_2"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader_ifconv:33  %tmp33 = add i22 %p_Val2_17_1_cast, %tmp_400_2_cast

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:35  %tmp35 = add i20 %p_Val2_14_1_2, %p_Val2_14_2_2

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="292" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader_ifconv:21  %p_Val2_14_1_1 = mul i21 %OP1_V_1_1_cast, 2520

]]></node>
<StgValue><ssdm name="p_Val2_14_1_1"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="22" op_0_bw="21">
<![CDATA[
.preheader_ifconv:22  %tmp_400_1_1_cast = zext i21 %p_Val2_14_1_1 to i22

]]></node>
<StgValue><ssdm name="tmp_400_1_1_cast"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader_ifconv:29  %p_Val2_14_2_1 = mul i20 %OP1_V_2_1_cast, 1953

]]></node>
<StgValue><ssdm name="p_Val2_14_2_1"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="21" op_0_bw="20">
<![CDATA[
.preheader_ifconv:30  %tmp_400_2_1_cast_cast = zext i20 %p_Val2_14_2_1 to i21

]]></node>
<StgValue><ssdm name="tmp_400_2_1_cast_cast"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader_ifconv:34  %tmp32 = add i22 %tmp33, %tmp_400_1_1_cast

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="21" op_0_bw="20">
<![CDATA[
.preheader_ifconv:36  %tmp35_cast = zext i20 %tmp35 to i21

]]></node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader_ifconv:37  %tmp34 = add i21 %tmp35_cast, %tmp_400_2_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="22" op_0_bw="21">
<![CDATA[
.preheader_ifconv:38  %tmp34_cast = zext i21 %tmp34 to i22

]]></node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader_ifconv:39  %p_Val2_1 = add i22 %tmp34_cast, %tmp32

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader_ifconv:40  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %p_Val2_1, i32 14, i32 21)

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader_ifconv:41  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_1, i32 13)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="8" op_0_bw="1">
<![CDATA[
.preheader_ifconv:42  %tmp_34_i_i = zext i1 %tmp_108 to i8

]]></node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader_ifconv:43  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_1, i32 21)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader_ifconv:44  %p_Val2_3 = add i8 %p_Val2_2, %tmp_34_i_i

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader_ifconv:45  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:46  %p_Result_2_i_i_not = xor i1 %tmp_109, true

]]></node>
<StgValue><ssdm name="p_Result_2_i_i_not"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="308" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader_ifconv:47  %not_carry = or i1 %tmp_110, %p_Result_2_i_i_not

]]></node>
<StgValue><ssdm name="not_carry"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:48  %p_Val2_s_76 = select i1 %not_carry, i8 %p_Val2_3, i8 -1

]]></node>
<StgValue><ssdm name="p_Val2_s_76"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader_ifconv:49  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_76)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0">
<![CDATA[
.preheader_ifconv:50  br label %._crit_edge411.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_53)

]]></node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
