
#include "upm6722.h"
#include "upm6722_reg.h"
#include "upm6722_iio.h"
#ifndef CONFIG_MTK_CLASS
#define CONFIG_MTK_CLASS 1
#endif

#ifdef CONFIG_MTK_CLASS
#include "charger_class.h"
#endif


#ifdef CONFIG_MTK_CLASS
static const struct charger_properties upm_chg_props = {
	.alias_name = "upm6722_chg",
};
#endif
static bool upm6722_ic_flag;
static int upm6722_dump_registers(struct upm6722 *upm);
/************************************************************************/
static int __upm6722_read_byte(struct upm6722 *upm, u8 reg, u8 *data)
{
    s32 ret;

    ret = i2c_smbus_read_byte_data(upm->client, reg);
    if (ret < 0) {
        upm_err("i2c read fail: can't read from i2c address:0x%02X, retry again\n", upm->client->addr);
        upm->client->addr = 0x65;
        ret = i2c_smbus_read_byte_data(upm->client, reg);
        if (ret < 0) {
            upm_err("i2c read fail: can't read from reg 0x%02X\n", reg);
            return ret;
        }
        //upm_err("i2c read fail: can't read from reg 0x%02X\n", reg);
        //return ret;
    }

    *data = (u8) ret;

    return 0;
}

static int __upm6722_write_byte(struct upm6722 *upm, int reg, u8 val)
{
    s32 ret;

    ret = i2c_smbus_write_byte_data(upm->client, reg, val);
    if (ret < 0) {
        upm_err("i2c write fail: can't write from i2c address:0x%02X, retry again\n", upm->client->addr);
        upm->client->addr = 0x65;
        ret = i2c_smbus_write_byte_data(upm->client, reg, val);
        if (ret < 0) {
            upm_err("i2c write fail: can't write 0x%02X to reg 0x%02X: %d\n",
                    val, reg, ret);
            return ret;
        }
        //upm_err("i2c write fail: can't write 0x%02X to reg 0x%02X: %d\n",
        //    val, reg, ret);
        //return ret;
    }
    return 0;
}

int upm6722_read_byte(struct upm6722 *upm, u8 reg, u8 *data)
{
    int ret;

    if (upm->skip_reads) {
        *data = 0;
        return 0;
    }

    mutex_lock(&upm->i2c_rw_lock);
    ret = __upm6722_read_byte(upm, reg, data);
    mutex_unlock(&upm->i2c_rw_lock);

    return ret;
}
#if 1
static int upm6722_write_byte(struct upm6722 *upm, u8 reg, u8 data)
{
    int ret;

    if (upm->skip_writes)
        return 0;

    mutex_lock(&upm->i2c_rw_lock);
    ret = __upm6722_write_byte(upm, reg, data);
    mutex_unlock(&upm->i2c_rw_lock);

    return ret;
}
#endif
static int upm6722_update_bits(struct upm6722*upm, u8 reg,
                    u8 mask, u8 data)
{
    int ret;
    u8 tmp;

    if (upm->skip_reads || upm->skip_writes)
        return 0;

    mutex_lock(&upm->i2c_rw_lock);
    ret = __upm6722_read_byte(upm, reg, &tmp);
    if (ret) {
        upm_err("Failed: reg=%02X, ret=%d\n", reg, ret);
        goto out;
    }

    tmp &= ~mask;
    tmp |= data & mask;

    ret = __upm6722_write_byte(upm, reg, tmp);
    if (ret)
        upm_err("Failed: reg=%02X, ret=%d\n", reg, ret);

out:
    mutex_unlock(&upm->i2c_rw_lock);
    return ret;
}

/*********************************************************************/
int upm6722_enable_charge(struct upm6722 *upm, bool enable)
{	
    u8 val;

    if (enable)
        val = UPM6722_CHG_EN_ENABLE;
    else
        val = UPM6722_CHG_EN_DISABLE;

    val <<= UPM6722_CHG_EN_SHIFT;

    upm_err("upm6722 charger %s\n", enable == false ? "disable" : "enable");
    upm6722_update_bits(upm, UPM6722_REG_0F,
                UPM6722_CHG_EN_MASK, val);

    return upm6722_dump_registers(upm);
}

int upm6722_check_charge_enabled(struct upm6722 *upm, bool *enable)
{
    int ret = 0;
    u8 val = 0, val1 = 0;
	
	ret = upm6722_read_byte(upm, UPM6722_REG_0F, &val);
	ret |= upm6722_read_byte(upm, UPM6722_REG_17, &val1);
	if ((!ret) && (val & UPM6722_CHG_EN_MASK) && (val1 & UPM6722_CONV_ACTIVE_STAT_MASK)) { 
		*enable = true;
	} else {
		*enable = false;
	}

	return ret;
}

#if 0
static int upm6722_set_chg_config(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_CHG_CONFIG_1_TRUE;
    else
        val = UPM6722_CHG_CONFIG_1_FALSE;

    val <<= UPM6722_CHG_CONFIG_1_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_CHG_CONFIG_1_MASK, val);
}
#endif

static int upm6722_enable_wdt(struct upm6722 *upm, bool enable)
{
    u8 val;

    if (enable)
        val = UPM6722_WATCHDOG_ENABLE;
    else
        val = UPM6722_WATCHDOG_DISABLE;

    val <<= UPM6722_WATCHDOG_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_10,
                UPM6722_WATCHDOG_DIS_MASK, val);
}

static int upm6722_set_wdt(struct upm6722 *upm, int ms)
{
    u8 val;

	if (ms <= 0) {
		val = UPM6722_WATCHDOG_30S;
	} else if (ms <= 500) {
		val = UPM6722_WATCHDOG_0S5;
	} else if (ms <= 1000) {
		val = UPM6722_WATCHDOG_1S;
	} else if (ms <= 5000) {
		val = UPM6722_WATCHDOG_5S;
	} else {
		val = UPM6722_WATCHDOG_30S;
	}

    val <<= UPM6722_WATCHDOG_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_10,
                UPM6722_WATCHDOG_MASK, val);
}

static int upm6722_set_reg_reset(struct upm6722 *upm)
{
    u8 val = 1;

    val <<= UPM6722_REG_RST_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0F,
                UPM6722_REG_RST_MASK, val);
}

static int upm6722_freq_set(struct upm6722 *upm, u8 freq)
{
    u8 reg_val = (freq >= UPM6722_FSW_SET_920K) ? UPM6722_FSW_SET_920K : freq;

    reg_val <<= UPM6722_FSW_SET_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_10, UPM6722_FSW_SET_MASK, reg_val);
}

static int upm6722_enable_batovp(struct upm6722 *upm, bool enable)
{
    u8 val;

    if (enable)
        val = UPM6722_BAT_OVP_ENABLE;
    else
        val = UPM6722_BAT_OVP_DISABLE;

    val <<= UPM6722_BAT_OVP_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_00,
                UPM6722_BAT_OVP_DIS_MASK, val);
}

static int upm6722_set_batovp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	threshold *= 1000;

    if (threshold < UPM6722_BAT_OVP_BASE) {
        threshold = UPM6722_BAT_OVP_BASE;
    } else if (threshold > UPM6722_BAT_OVP_MAX) {
		threshold = UPM6722_BAT_OVP_MAX;
	}

    val = (threshold - UPM6722_BAT_OVP_BASE - UPM6722_BAT_OVP_OFFSET) / UPM6722_BAT_OVP_LSB;

    val <<= UPM6722_BAT_OVP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_00,
                UPM6722_BAT_OVP_MASK, val);
}

static int upm6722_enable_batocp(struct upm6722 *upm, bool enable)
{
    u8 val;

    if (enable)
        val = UPM6722_BAT_OCP_ENABLE;
    else
        val = UPM6722_BAT_OCP_DISABLE;

    val <<= UPM6722_BAT_OCP_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_02,
                UPM6722_BAT_OCP_DIS_MASK, val);
}

static int upm6722_enable_busucp(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_BUS_UCP_ENABLE;
    else
        val = UPM6722_BUS_UCP_DISABLE;

    val <<= UPM6722_BUS_UCP_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_BUS_UCP_DIS_MASK, val);
}

static int upm6722_enable_busrcp(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_BUS_RCP_ENABLE;
    else
        val = UPM6722_BUS_RCP_DISABLE;

    val <<= UPM6722_BUS_RCP_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_BUS_RCP_DIS_MASK, val);
}

static int upm6722_enable_voutovp(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_VOUT_OVP_DIS_ENABLE;
    else
        val = UPM6722_VOUT_OVP_DIS_DISABLE;

    val <<= UPM6722_VOUT_OVP_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_12,
                UPM6722_VOUT_OVP_DIS_MASK, val);
}

static int upm6722_enable_tdie_flt(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_TDIE_FLT_ENABLE;
    else
        val = UPM6722_TDIE_FLT_DISABLE;

    val <<= UPM6722_TDIE_FLT_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0A,
                UPM6722_TDIE_FLT_DIS_MASK, val);
}

static int upm6722_enable_tsbus_flt(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_TSBUS_FLT_ENABLE;
    else
        val = UPM6722_TSBUS_FLT_DISABLE;

    val <<= UPM6722_TSBUS_FLT_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0A,
                UPM6722_TSBUS_FLT_DIS_MASK, val);
}

static int upm6722_enable_tsbat_flt(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_TSBAT_FLT_ENABLE;
    else
        val = UPM6722_TSBAT_FLT_DISABLE;

    val <<= UPM6722_TSBAT_FLT_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0A,
                UPM6722_TSBAT_FLT_DIS_MASK, val);
}

static int upm6722_enable_vbus_errhi(struct upm6722 *upm, bool enable)
{
	u8 val;

    if (enable)
        val = UPM6722_VBUS_ERRHI_DIS_ENABLE;
    else
        val = UPM6722_VBUS_ERRHI_DIS_DISABLE;

    val <<= UPM6722_VBUS_ERRHI_DIS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_VBUS_ERRHI_DIS_MASK, val);
}

static int upm6722_set_batocp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

    if (threshold < UPM6722_BAT_OCP_MIN) {
        threshold = UPM6722_BAT_OCP_MIN;
    } else if (threshold > UPM6722_BAT_OCP_MAX) {
        threshold = UPM6722_BAT_OCP_MAX;
    }

    val = (threshold - UPM6722_BAT_OCP_BASE - UPM6722_BAT_OCP_OFFSET) / UPM6722_BAT_OCP_LSB;

    val <<= UPM6722_BAT_OCP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_02,
                UPM6722_BAT_OCP_MASK, val);
}

static int upm6722_set_busovp_th(struct upm6722 *upm, chg_mode_t mode, int threshold)
{
    u8 val = 0;

	if (mode == CHG_SW_CAP_MODE) {
		if (threshold < UPM6722_SW_CAP_BUS_OVP_BASE) {
        	threshold = UPM6722_SW_CAP_BUS_OVP_BASE;
		} else if (threshold > UPM6722_SW_CAP_BUS_OVP_MAX) {
        	threshold = UPM6722_SW_CAP_BUS_OVP_MAX;
		}
    	val = (threshold - UPM6722_SW_CAP_BUS_OVP_BASE - UPM6722_SW_CAP_BUS_OVP_OFFSET) / UPM6722_SW_CAP_BUS_OVP_LSB;
	} else if (mode == CHG_BYPASS_MODE) {
		if (threshold < UPM6722_BYPASS_BUS_OVP_BASE) {
        	threshold = UPM6722_BYPASS_BUS_OVP_BASE;
		} else if (threshold > UPM6722_BYPASS_BUS_OVP_MAX) {
        	threshold = UPM6722_BYPASS_BUS_OVP_MAX;
		}
    	val = (threshold - UPM6722_BYPASS_BUS_OVP_BASE - UPM6722_BYPASS_BUS_OVP_OFFSET) / UPM6722_BYPASS_BUS_OVP_LSB;
	}

    val <<= UPM6722_BUS_OVP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_06,
                UPM6722_BUS_OVP_MASK, val);
}

static int upm6722_set_busocp_th(struct upm6722 *upm, chg_mode_t mode, int threshold)
{
    u8 val = 0;

	if (mode == CHG_SW_CAP_MODE) {
		if (threshold < UPM6722_SW_CAP_BUS_OCP_BASE) {
        	threshold = UPM6722_SW_CAP_BUS_OCP_BASE;
		} else if (threshold > UPM6722_SW_CAP_BUS_OCP_MAX) {
        	threshold = UPM6722_SW_CAP_BUS_OCP_MAX;
		}
    	val = (threshold - UPM6722_SW_CAP_BUS_OCP_BASE - UPM6722_SW_CAP_BUS_OCP_OFFSET) / UPM6722_SW_CAP_BUS_OCP_LSB;
	} else if (mode == CHG_BYPASS_MODE) {
		if (threshold < UPM6722_BYPASS_BUS_OCP_BASE) {
        	threshold = UPM6722_BYPASS_BUS_OCP_BASE;
		} else if (threshold > UPM6722_BYPASS_BUS_OCP_MAX) {
        	threshold = UPM6722_BYPASS_BUS_OCP_MAX;
		}
    	val = (threshold - UPM6722_BYPASS_BUS_OCP_BASE - UPM6722_BYPASS_BUS_OCP_OFFSET) / UPM6722_BYPASS_BUS_OCP_LSB;
	}

    val <<= UPM6722_BUS_OCP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_08,
                UPM6722_BUS_OCP_MASK, val);
}

static int upm6722_set_busucp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold == 250) {
		val = UPM6722_BUS_UCP_250MA;
	} else {
		val = UPM6722_BUS_UCP_RESERVED;
	}

    val <<= UPM6722_BUS_UCP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_BUS_UCP_MASK, val);
}

static int upm6722_set_busrcp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold == 300) {
		val = UPM6722_BUS_RCP_300MA;
	} else {
		val = UPM6722_BUS_RCP_RESERVED;
	}

    val <<= UPM6722_BUS_RCP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_05,
                UPM6722_BUS_RCP_MASK, val);
}

static int upm6722_set_vac1ovp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold <= 0) {
		val = UPM6722_AC1_OVP_18V;
	} else if (threshold <= 6500) {
		val = UPM6722_AC1_OVP_6V5;
	} else if (threshold <= 10500) {
		val = UPM6722_AC1_OVP_10V5;
	} else if (threshold <= 12000) {
		val = UPM6722_AC1_OVP_12V;
	} else if (threshold <= 14000) {
		val = UPM6722_AC1_OVP_14V;
	} else if (threshold <= 16000) {
		val = UPM6722_AC1_OVP_16V;
	} else {
		val = UPM6722_AC1_OVP_18V;
	}

    val <<= UPM6722_AC1_OVP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0E,
                UPM6722_AC1_OVP_MASK, val);
}

static int upm6722_set_vac2ovp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold <= 0) {
		val = UPM6722_AC2_OVP_18V;
	} else if (threshold <= 6500) {
		val = UPM6722_AC2_OVP_6V5;
	} else if (threshold <= 10500) {
		val = UPM6722_AC2_OVP_10V5;
	} else if (threshold <= 12000) {
		val = UPM6722_AC2_OVP_12V;
	} else if (threshold <= 14000) {
		val = UPM6722_AC2_OVP_14V;
	} else if (threshold <= 16000) {
		val = UPM6722_AC2_OVP_16V;
	} else {
		val = UPM6722_AC2_OVP_18V;
	}

    val <<= UPM6722_AC2_OVP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0E,
                UPM6722_AC2_OVP_MASK, val);
}

static int upm6722_set_voutovp_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold <= 0) {
		val = UPM6722_VOUT_OVP_5V;
	} else if (threshold <= 4700) {
		val = UPM6722_VOUT_OVP_4V7;
	} else if (threshold <= 4800) {
		val = UPM6722_VOUT_OVP_4V8;
	} else if (threshold <= 4900) {
		val = UPM6722_VOUT_OVP_4V9;
	} else {
		val = UPM6722_VOUT_OVP_5V;
	}

    val <<= UPM6722_VOUT_OVP_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_12,
                UPM6722_VOUT_OVP_MASK, val);
}

static int upm6722_set_tdie_flt_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	if (threshold < UPM6722_TDIE_FLT_BASE) {
		threshold = UPM6722_TDIE_FLT_BASE;
	} else if (threshold > UPM6722_TDIE_FLT_MAX) {
		threshold = UPM6722_TDIE_FLT_MAX;
	}

	val = (threshold - UPM6722_TDIE_FLT_BASE) / UPM6722_TDIE_FLT_LSB;
    val <<= UPM6722_TDIE_FLT_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0A,
                UPM6722_TDIE_FLT_MASK, val);
}

static int upm6722_set_tsbus_flt_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	threshold *= 100;

	if (threshold < UPM6722_TSBUS_FLT_BASE) {
		threshold = UPM6722_TSBUS_FLT_BASE;
	} else if (threshold > UPM6722_TSBUS_FLT_MAX) {
		threshold = UPM6722_TSBUS_FLT_MAX;
	}

	val = (threshold - UPM6722_TSBUS_FLT_BASE - UPM6722_TSBUS_FLT_OFFSET) / UPM6722_TSBUS_FLT_LSB;
    val <<= UPM6722_TSBUS_FLT_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0C,
                UPM6722_TSBUS_FLT_MASK, val);
}

static int upm6722_set_tsbat_flt_th(struct upm6722 *upm, int threshold)
{
    u8 val;

	threshold *= 100;

	if (threshold < UPM6722_TSBAT_FLT_BASE) {
		threshold = UPM6722_TSBAT_FLT_BASE;
	} else if (threshold > UPM6722_TSBAT_FLT_MAX) {
		threshold = UPM6722_TSBAT_FLT_MAX;
	}

	val = (threshold - UPM6722_TSBAT_FLT_BASE - UPM6722_TSBAT_FLT_OFFSET) / UPM6722_TSBAT_FLT_LSB;
    val <<= UPM6722_TSBAT_FLT_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0D,
                UPM6722_TSBAT_FLT_MASK, val);
}

static int upm6722_set_bat_ovp_alm_th(struct upm6722 *upm, int threshold)
{
	u8 val;

	if (threshold < UPM6722_BAT_OVP_ALM_BASE) {
		threshold = UPM6722_BAT_OVP_ALM_BASE;
	} else if (threshold > UPM6722_BAT_OVP_ALM_MAX) {
		threshold = UPM6722_BAT_OVP_ALM_MAX;
	}

	val = (threshold - UPM6722_BAT_OVP_ALM_BASE - UPM6722_BAT_OVP_ALM_OFFSET) / UPM6722_BAT_OVP_ALM_LSB;
    val <<= UPM6722_BAT_OVP_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_01,
                UPM6722_BAT_OVP_ALM_MASK, val);
}

static int upm6722_set_bat_ocp_alm_th(struct upm6722 *upm, int threshold)
{
	u8 val;

	if (threshold < UPM6722_BAT_OCP_ALM_BASE) {
		threshold = UPM6722_BAT_OCP_ALM_BASE;
	} else if (threshold > UPM6722_BAT_OCP_ALM_MAX) {
		threshold = UPM6722_BAT_OCP_ALM_MAX;
	}

	val = (threshold - UPM6722_BAT_OCP_ALM_BASE - UPM6722_BAT_OCP_ALM_OFFSET) / UPM6722_BAT_OCP_ALM_LSB;
    val <<= UPM6722_BAT_OCP_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_03,
                UPM6722_BAT_OCP_ALM_MASK, val);
}

static int upm6722_set_bat_ucp_alm_th(struct upm6722 *upm, int threshold)
{
	u8 val;

	if (threshold < UPM6722_BAT_UCP_ALM_BASE) {
		threshold = UPM6722_BAT_UCP_ALM_BASE;
	} else if (threshold > UPM6722_BAT_UCP_ALM_MAX) {
		threshold = UPM6722_BAT_UCP_ALM_MAX;
	}

	val = (threshold - UPM6722_BAT_UCP_ALM_BASE - UPM6722_BAT_UCP_ALM_OFFSET) / UPM6722_BAT_UCP_ALM_LSB;
    val <<= UPM6722_BAT_UCP_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_04,
                UPM6722_BAT_UCP_ALM_MASK, val);
}

static int upm6722_set_bus_ovp_alm_th(struct upm6722 *upm, chg_mode_t mode, int threshold)
{
	u8 val;

	if (mode == CHG_SW_CAP_MODE) {
		if (threshold < UPM6722_SW_CAP_BUS_OVP_ALM_BASE) {
			threshold = UPM6722_SW_CAP_BUS_OVP_ALM_BASE;
		} else if (threshold > UPM6722_SW_CAP_BUS_OVP_ALM_MAX) {
			threshold = UPM6722_SW_CAP_BUS_OVP_ALM_MAX;
		}
		val = (threshold - UPM6722_SW_CAP_BUS_OVP_ALM_BASE - UPM6722_SW_CAP_BUS_OVP_ALM_OFFSET) / UPM6722_SW_CAP_BUS_OVP_ALM_LSB;
	} else {
		if (threshold < UPM6722_BYPASS_BUS_OVP_ALM_BASE) {
			threshold = UPM6722_BYPASS_BUS_OVP_ALM_BASE;
		} else if (threshold > UPM6722_BYPASS_BUS_OVP_ALM_MAX) {
			threshold = UPM6722_BYPASS_BUS_OVP_ALM_MAX;
		}
		val = (threshold - UPM6722_BYPASS_BUS_OVP_ALM_BASE - UPM6722_BYPASS_BUS_OVP_ALM_OFFSET) / UPM6722_BYPASS_BUS_OVP_ALM_LSB;
	}

    val <<= UPM6722_BUS_OVP_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_07,
                UPM6722_BUS_OVP_ALM_MASK, val);
}

static int upm6722_set_bus_ocp_alm_th(struct upm6722 *upm, int threshold)
{
	u8 val;

	if (threshold < UPM6722_BUS_OCP_ALM_BASE) {
		threshold = UPM6722_BUS_OCP_ALM_BASE;
	} else if (threshold > UPM6722_BUS_OCP_ALM_MAX) {
		threshold = UPM6722_BUS_OCP_ALM_MAX;
	}

	val = (threshold - UPM6722_BUS_OCP_ALM_BASE - UPM6722_BUS_OCP_ALM_OFFSET) / UPM6722_BUS_OCP_ALM_LSB;
    val <<= UPM6722_BUS_OCP_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_09,
                UPM6722_BUS_OCP_ALM_MASK, val);
}

static int upm6722_set_tdie_alm_th(struct upm6722 *upm, int threshold)
{
	u8 val;

	threshold *= 10;

	if (threshold < UPM6722_TDIE_ALM_BASE) {
		threshold = UPM6722_TDIE_ALM_BASE;
	} else if (threshold > UPM6722_TDIE_ALM_MAX) {
		threshold = UPM6722_TDIE_ALM_MAX;
	}

	val = (threshold - UPM6722_TDIE_ALM_BASE - UPM6722_TDIE_ALM_OFFSET) / UPM6722_TDIE_ALM_LSB;
    val <<= UPM6722_TDIE_ALM_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_0B,
                UPM6722_TDIE_ALM_MASK, val);
}

static int upm6722_enable_adc(struct upm6722 *upm, bool enable)
{
    u8 val;

    if (enable)
        val = UPM6722_ADC_EN_ENABLE;
    else
        val = UPM6722_ADC_EN_DISABLE;

    val <<= UPM6722_ADC_EN_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_23,
                UPM6722_ADC_EN_MASK, val);
}

static int upm6722_set_adc_scanrate(struct upm6722 *upm, bool oneshot)
{
    u8 val;

    if (oneshot)
        val = UPM6722_ADC_RATE_ONE_SHOT;
    else
        val = UPM6722_ADC_RATE_CONTINUES;

    val <<= UPM6722_ADC_RATE_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_23,
                UPM6722_ADC_RATE_MASK, val);
}

#define ADC_REG_BASE UPM6722_REG_25
int upm6722_get_adc_data(struct upm6722 *upm, adc_channel_t channel,  int *result)
{
    int ret = 0;
    u8 val_l = 0, val_h = 0;
    s16 val = 0;
	int sval = 0;

    if(channel >= UPM_ADC_MAX) {
		return 0;
	}

    ret = upm6722_read_byte(upm, ADC_REG_BASE + (channel << 1), &val_h);
	if (ret < 0) {
        return ret;
    }

    ret = upm6722_read_byte(upm, ADC_REG_BASE + (channel << 1) + 1, &val_l);
    if (ret < 0) {
        return ret;
    }

    val = (val_h << 8) | val_l;

	switch (channel) {
		case UPM_ADC_IBUS:	// !!!only switched cap mode, bypass mode will do later
			sval = val * UPM6722_IBUS_ADC_SW_CAP_LSB / UPM6722_IBUS_ADC_SW_CAP_PRECISION + UPM6722_IBUS_ADC_SW_CAP_BASE + UPM6722_IBUS_ADC_SW_CAP_OFFSET;
			break;
		case UPM_ADC_VBUS:
			sval = val * UPM6722_VBUS_ADC_LSB / UPM6722_VBUS_ADC_PRECISION + UPM6722_VBUS_ADC_BASE + UPM6722_VBUS_ADC_OFFSET;
			break;
		case UPM_ADC_VAC1:
			sval = val * UPM6722_VAC1_ADC_LSB / UPM6722_IBUS_ADC_SW_CAP_PRECISION + UPM6722_VAC1_ADC_BASE + UPM6722_VAC1_ADC_OFFSET;
			break;
		case UPM_ADC_VAC2:
			sval = val * UPM6722_VAC2_ADC_LSB / UPM6722_VAC2_ADC_PRECISION + UPM6722_VAC2_ADC_BASE + UPM6722_VAC2_ADC_OFFSET;
			break;
		case UPM_ADC_VOUT:
			sval = val * UPM6722_VOUT_ADC_LSB / UPM6722_VOUT_ADC_PRECISION + UPM6722_VOUT_ADC_BASE + UPM6722_VOUT_ADC_OFFSET;
			break;
		case UPM_ADC_VBAT:
			sval = val * UPM6722_VBAT_ADC_LSB / UPM6722_VBAT_ADC_PRECISION + UPM6722_VBAT_ADC_BASE + UPM6722_VBAT_ADC_OFFSET;
			break;
		case UPM_ADC_IBAT:
			sval = val * UPM6722_IBAT_ADC_LSB / UPM6722_IBAT_ADC_PRECISION + UPM6722_IBAT_ADC_BASE + UPM6722_IBAT_ADC_OFFSET;
			break;
		case UPM_ADC_TSBUS:
			sval = val * UPM6722_TSBUS_ADC_LSB / UPM6722_TSBUS_ADC_PRECISION + UPM6722_TSBUS_ADC_BASE + UPM6722_TSBUS_ADC_OFFSET;
			break;
		case UPM_ADC_TSBAT:
			sval = val * UPM6722_TSBAT_ADC_LSB / UPM6722_TSBAT_ADC_PRECISION + UPM6722_TSBAT_ADC_BASE + UPM6722_TSBAT_ADC_OFFSET;
			break;
		case UPM_ADC_TDIE:
			sval = val * UPM6722_TDIE_ADC_LSB / UPM6722_TDIE_ADC_PRECISION + UPM6722_TDIE_ADC_BASE + UPM6722_TDIE_ADC_OFFSET;
			break;
		default:
			break;
	}

    *result = sval;
	upm_info("channel:%d, val_h:0x%x, val_l:0x%x, sval:%d\n",
		channel, val_h, val_l, sval);

    return ret;
}

static int upm6722_set_adc_channel_enable(struct upm6722 *upm, adc_channel_t channel, bool enable)
{
	u8 reg = 0, mask = 0, val = 0, shift = 0;

	if (channel >= UPM_ADC_MAX) {
		 return -EINVAL;
	}

	switch (channel) {
		case UPM_ADC_IBUS:
			reg = UPM6722_REG_23;
			mask = UPM6722_IBUS_ADC_DIS_MASK;
			shift = UPM6722_IBUS_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_VBUS:
			reg = UPM6722_REG_23;
			mask = UPM6722_VBUS_ADC_DIS_MASK;
			shift = UPM6722_VBUS_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_VAC1:
			reg = UPM6722_REG_24;
			mask = UPM6722_VAC1_ADC_DIS_MASK;
			shift = UPM6722_VAC1_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_VAC2:
			reg = UPM6722_REG_24;
			mask = UPM6722_VAC2_ADC_DIS_MASK;
			shift = UPM6722_VAC2_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_VOUT:
			reg = UPM6722_REG_24;
			mask = UPM6722_VOUT_ADC_DIS_MASK;
			shift = UPM6722_VOUT_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_VBAT:
			reg = UPM6722_REG_24;
			mask = UPM6722_VBAT_ADC_DIS_MASK;
			shift = UPM6722_VBAT_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_IBAT:
			reg = UPM6722_REG_24;
			mask = UPM6722_IBAT_ADC_DIS_MASK;
			shift = UPM6722_IBAT_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_TSBUS:
			reg = UPM6722_REG_24;
			mask = UPM6722_TSBUS_ADC_DIS_MASK;
			shift = UPM6722_TSBUS_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_TSBAT:
			reg = UPM6722_REG_24;
			mask = UPM6722_TSBAT_ADC_DIS_MASK;
			shift = UPM6722_TSBAT_ADC_DIS_SHIFT;
			break;

		case UPM_ADC_TDIE:
			reg = UPM6722_REG_24;
			mask = UPM6722_TDIE_ADC_DIS_MASK;
			shift = UPM6722_TDIE_ADC_DIS_SHIFT;
			break;

		default:
			break;
	}

	val = (!enable) << shift;

    return upm6722_update_bits(upm, reg, mask, val);
}

static int upm6722_set_sense_resistor(struct upm6722 *upm, int r_mohm)
{
    u8 val;

	if (r_mohm >= 5) {
		val = UPM6722_RSNS_5MOHM;
	} else {
		val = UPM6722_RSNS_2MOHM;
	}

    val <<= UPM6722_RSNS_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_11,
                UPM6722_RSNS_MASK, val);
}

static int upm6722_set_ss_timeout(struct upm6722 *upm, int timeout)
{
    u8 val;

	if (timeout <= 0) {
		val = UPM6722_SS_TIMEOUT_10S;
	} else if (timeout <= 7) {
		val = UPM6722_SS_TIMEOUT_6MS25;
	} else if (timeout <= 13) {
		val = UPM6722_SS_TIMEOUT_12MS5;
	} else if (timeout <= 25) {
		val = UPM6722_SS_TIMEOUT_25MS;
	} else if (timeout <= 50) {
		val = UPM6722_SS_TIMEOUT_50MS;
	} else if (timeout <= 100) {
		val = UPM6722_SS_TIMEOUT_100MS;
	} else if (timeout <= 400) {
		val = UPM6722_SS_TIMEOUT_400MS;
	} else if (timeout <= 1500) {
		val = UPM6722_SS_TIMEOUT_1S5;
	} else {
		val = UPM6722_SS_TIMEOUT_10S;
	}

    val <<= UPM6722_SS_TIMEOUT_SHIFT;

    return upm6722_update_bits(upm, UPM6722_REG_11,
                UPM6722_SS_TIMEOUT_MASK, val);
}

static int upm6722_get_work_mode(struct upm6722 *upm, int *mode)
{
    int ret;
    u8 val;

    ret = upm6722_read_byte(upm, UPM6722_REG_12, &val);
    if (ret) {
        upm_err("Failed to read operation mode register\n");
        return ret;
    }

    val = (val & UPM6722_MS_MASK) >> UPM6722_MS_SHIFT;
    if (val == UPM6722_MS_PRIMARY)
        *mode = UPM6722_ROLE_MASTER;
    else if (val == UPM6722_MS_SECONDARY)
        *mode = UPM6722_ROLE_SLAVE;
    else 
        *mode = UPM6722_ROLE_STANDALONE;

    upm_info("work mode:%s\n", *mode == UPM6722_ROLE_STANDALONE ? "Standalone" :
            (*mode == UPM6722_ROLE_SLAVE ? "Slave" : "Master"));
    return ret;
}

static int upm6722_detect_device(struct upm6722 *upm)
{
    int ret;
    u8 data;

    ret = upm6722_read_byte(upm, UPM6722_REG_22, &data);
    if (ret == 0) {
        upm->part_no = (data & UPM6722_DEVICE_ID_MASK) >> UPM6722_DEVICE_ID_SHIFT;
    }

    return ret;
}

static int upm6722_parse_dt(struct upm6722 *upm, struct device *dev)
{
    int ret;
    struct device_node *np = dev->of_node;

    upm->cfg = devm_kzalloc(dev, sizeof(struct upm6722_cfg),
                    GFP_KERNEL);

    if (!upm->cfg)
        return -ENOMEM;

    upm->cfg->bat_ovp_disable = of_property_read_bool(np,
            "upm6722,bat-ovp-disable");
	upm->cfg->bat_ocp_disable = of_property_read_bool(np,
            "upm6722,bat-ocp-disable");
	upm->cfg->bus_ucp_disable = of_property_read_bool(np,
			"upm6722,bus-ucp-disable");
	upm->cfg->bus_rcp_disable = of_property_read_bool(np,
			"upm6722,bus-rcp-disable");
	upm->cfg->vout_ovp_disable = of_property_read_bool(np,
            "upm6722,vout-ovp-disable");
	upm->cfg->tdie_flt_disable = of_property_read_bool(np,
            "upm6722,tdie-flt-disable");
	upm->cfg->tsbus_flt_disable = of_property_read_bool(np,
			"upm6722,tsbus-flt-disable");
	upm->cfg->tsbat_flt_disable = of_property_read_bool(np,
			"upm6722,tsbat-flt-disable");
	upm->cfg->wdt_disable = of_property_read_bool(np,
			"upm6722,wdt-disable");
	upm->cfg->vbus_errhi_disable = of_property_read_bool(np,
			"upm6722,vbus-errhi-disable");

	ret = of_property_read_u32(np, "upm6722,bat-ovp-threshold",
            &upm->cfg->bat_ovp_th);
    if (ret) {
        upm_err("failed to read bat-ovp-threshold\n");
        return ret;
    }

	ret = of_property_read_u32(np, "upm6722,bat-ocp-threshold",
            &upm->cfg->bat_ocp_th);
    if (ret) {
        upm_err("failed to read bat-ocp-threshold\n");
        return ret;
    }

	ret = of_property_read_u32(np, "upm6722,bat-ocp-threshold",
            &upm->cfg->bat_ocp_th);
    if (ret) {
        upm_err("failed to read bat-ocp-threshold\n");
        return ret;
    }

	ret = of_property_read_u32(np, "upm6722,bus-ovp-threshold",
            &upm->cfg->bus_ovp_th);
    if (ret) {
        upm_err("failed to read bus-ovp-threshold\n");
        return ret;
    }

    ret = of_property_read_u32(np, "upm6722,bus-ocp-threshold",
            &upm->cfg->bus_ocp_th);
    if (ret) {
        upm_err("failed to read bus-ocp-threshold\n");
        return ret;
    }

    ret = of_property_read_u32(np, "upm6722,bus-ucp-threshold",
            &upm->cfg->bus_ucp_th);
    if (ret) {
        upm_err("failed to read bus-ucp-threshold\n");
        //return ret;
    }

    ret = of_property_read_u32(np, "upm6722,bus-rcp-threshold",
            &upm->cfg->bus_rcp_th);
    if (ret) {
        upm_err("failed to read bus-rcp-threshold\n");
        //return ret;
    }

    ret = of_property_read_u32(np, "upm6722,vac1-ovp-threshold",
            &upm->cfg->vac1_ovp_th);
    if (ret) {
        upm_err("failed to read vac1-ovp-threshold\n");
        //return ret;
    }

    ret = of_property_read_u32(np, "upm6722,vac2-ovp-threshold",
            &upm->cfg->vac2_ovp_th);
    if (ret) {
        upm_err("failed to read vac2-ovp-threshold\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,vout-ovp-threshold",
            &upm->cfg->vout_ovp_th);
    if (ret) {
        upm_err("failed to read vout-ovp-threshold\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,tdie-flt-threshold",
            &upm->cfg->tdie_flt_th);
    if (ret) {
        upm_err("failed to read tdie-flt-threshold\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,tsbus-flt-threshold",
            &upm->cfg->tsbus_flt_th);
    if (ret) {
        upm_err("failed to read tsbus-flt-threshold\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,tsbat-flt-threshold",
			&upm->cfg->tsbat_flt_th);
	if (ret) {
		upm_err("failed to read tsbat-flt-threshold\n");
		//return ret;
	}

	upm->cfg->bat_ovp_mask = of_property_read_bool(np,
            "upm6722,bat-ovp-mask");
	upm->cfg->bat_ocp_mask = of_property_read_bool(np,
			"upm6722,bat-ocp-mask");
	upm->cfg->bus_ovp_mask = of_property_read_bool(np,
            "upm6722,bus-ovp-mask");
	upm->cfg->bus_ocp_mask = of_property_read_bool(np,
			"upm6722,bus-ocp-mask");
	upm->cfg->bus_ucp_mask = of_property_read_bool(np,
            "upm6722,bus-ucp-mask");
	upm->cfg->bus_rcp_mask = of_property_read_bool(np,
			"upm6722,bus-rcp-mask");
	upm->cfg->vout_ovp_mask = of_property_read_bool(np,
            "upm6722,vout-ovp-mask");
	upm->cfg->vac1_ovp_mask = of_property_read_bool(np,
			"upm6722,vac1-ovp-mask");
	upm->cfg->vac2_ovp_mask = of_property_read_bool(np,
			"upm6722,vac2-ovp-mask");

	upm->cfg->vout_present_mask = of_property_read_bool(np,
            "upm6722,vout-present-mask");
	upm->cfg->vac1_present_mask = of_property_read_bool(np,
			"upm6722,vac1-present-mask");
	upm->cfg->vac2_present_mask = of_property_read_bool(np,
            "upm6722,vac2-present-mask");
	upm->cfg->vbus_present_mask = of_property_read_bool(np,
			"upm6722,vbus-present-mask");
	upm->cfg->acrb1_config_mask = of_property_read_bool(np,
            "upm6722,acrb1-config-mask");
	upm->cfg->acrb2_config_mask = of_property_read_bool(np,
			"upm6722,acrb2-config-mask");
	upm->cfg->cfly_short_mask = of_property_read_bool(np,
            "upm6722,cfly-short-mask");
	upm->cfg->adc_done_mask = of_property_read_bool(np,
			"upm6722,adc-done-mask");
	upm->cfg->ss_timeout_mask = of_property_read_bool(np,
			"upm6722,ss-timeout-mask");
	upm->cfg->tsbus_flt_mask = of_property_read_bool(np,
            "upm6722,tsbus-flt-mask");
	upm->cfg->tsbat_flt_mask = of_property_read_bool(np,
			"upm6722,tsbat-flt-mask");
	upm->cfg->tdie_flt_mask = of_property_read_bool(np,
            "upm6722,tdie-flt-mask");
	upm->cfg->wd_mask = of_property_read_bool(np,
			"upm6722,wd-mask");
	upm->cfg->regn_good_mask = of_property_read_bool(np,
            "upm6722,regn-good-mask");
	upm->cfg->conv_active_mask = of_property_read_bool(np,
			"upm6722,conv-active-mask");
	upm->cfg->vbus_errhi_mask = of_property_read_bool(np,
            "upm6722,vbus-errhi-mask");

	upm->cfg->bat_ovp_alm_disable = of_property_read_bool(np,
            "upm6722,bat-ovp-alm-disable");
	upm->cfg->bat_ocp_alm_disable = of_property_read_bool(np,
			"upm6722,bat-ocp-alm-disable");
	upm->cfg->bat_ucp_alm_disable = of_property_read_bool(np,
            "upm6722,bat-ucp-alm-disable");
	upm->cfg->bus_ovp_alm_disable = of_property_read_bool(np,
			"upm6722,bus-ovp-alm-disable");
	upm->cfg->tdie_alm_disable = of_property_read_bool(np,
            "upm6722,tdie-alm-disable");

	ret = of_property_read_u32(np, "upm6722,bat-ovp-alm-threshold",
			&upm->cfg->bat_ovp_alm_th);
	if (ret) {
		upm_err("failed to read bat-ovp-alm-threshold\n");
		//return ret;
	}

	ret = of_property_read_u32(np, "upm6722,bat-ocp-alm-threshold",
			&upm->cfg->bat_ocp_alm_th);
	if (ret) {
		upm_err("failed to read bat-ocp-alm-threshold\n");
		//return ret;
	}

	ret = of_property_read_u32(np, "upm6722,bat-ucp-alm-threshold",
			&upm->cfg->bat_ucp_alm_th);
	if (ret) {
		upm_err("failed to read bat-ucp-alm-threshold\n");
		//return ret;
	}

	ret = of_property_read_u32(np, "upm6722,bus-ovp-alm-threshold",
			&upm->cfg->bus_ovp_alm_th);
	if (ret) {
		upm_err("failed to read bus-ovp-alm-threshold\n");
		//return ret;
	}

	ret = of_property_read_u32(np, "upm6722,bus-ocp-alm-threshold",
			&upm->cfg->bus_ocp_alm_th);
	if (ret) {
		upm_err("failed to read bus-ocp-alm-threshold\n");
		//return ret;
	}

	ret = of_property_read_u32(np, "upm6722,tdie-alm-threshold",
			&upm->cfg->tdie_alm_th);
	if (ret) {
		upm_err("failed to read tdie-alm-threshold\n");
		//return ret;
	}

	upm->cfg->bat_ovp_alm_mask = of_property_read_bool(np,
            "upm6722,bat-ovp-alm-mask");
	upm->cfg->bat_ocp_alm_mask = of_property_read_bool(np,
			"upm6722,bat-ocp-alm-mask");
	upm->cfg->bat_ucp_alm_mask = of_property_read_bool(np,
            "upm6722,bat-ucp-alm-mask");
	upm->cfg->bus_ovp_alm_mask = of_property_read_bool(np,
			"upm6722,bus-ovp-alm-mask");
	upm->cfg->bus_ocp_alm_mask = of_property_read_bool(np,
            "upm6722,bus-ocp-alm-mask");
	upm->cfg->tsbus_tsbat_alm_mask = of_property_read_bool(np,
			"upm6722,tsbus-tsbat-alm-mask");
	upm->cfg->tdie_alm_mask = of_property_read_bool(np,
            "upm6722,tdie-alm-mask");

	upm->cfg->bus_pd_en = of_property_read_bool(np,
            "upm6722,bus-pulldown-en");
	upm->cfg->vac1_pd_en = of_property_read_bool(np,
			"upm6722,vac1-pulldown-en");
	upm->cfg->vac2_pd_en = of_property_read_bool(np,
            "upm6722,vac2-pulldown-en");

    ret = of_property_read_u32(np, "upm6722,sense-resistor-mohm",
            &upm->cfg->sense_r_mohm);
    if (ret) {
        upm_err("failed to read sense-resistor-mohm\n");
        return ret;
    }

    ret = of_property_read_u32(np, "upm6722,ss-timeout",
            &upm->cfg->ss_timeout);
    if (ret) {
        upm_err("failed to read ss-timeout\n");
        //return ret;
    }

    ret = of_property_read_u32(np, "upm6722,wdt-set",
            &upm->cfg->wdt_set);
    if (ret) {
        upm_err("failed to read wdt-set\n");
        //return ret;
    }

	upm->cfg->chg_config_1 = of_property_read_bool(np,
        	"upm6722,chg-config-1");

    ret = of_property_read_u32(np, "upm6722,fsw-set",
            &upm->cfg->fsw_set);
    if (ret) {
        upm_err("failed to read fsw-set\n");
        return ret;
    }

    ret = of_property_read_u32(np, "upm6722,freq-shift",
            &upm->cfg->freq_shift);
    if (ret) {
        upm_err("failed to read freq-shift\n");
        //return ret;
    }

    ret = of_property_read_u32(np, "upm6722,ibus-ucp-fall-dg-sel",
            &upm->cfg->ibus_ucp_fall_dg_sel);
    if (ret) {
        upm_err("failed to read ibus-ucp-fall-dg-sel\n");
        //return ret;
    }

	upm->cfg->adc_enable = of_property_read_bool(np,
			"upm6722,adc-enable");

    ret = of_property_read_u32(np, "upm6722,adc-rate",
            &upm->cfg->adc_rate);
    if (ret) {
        upm_err("failed to read adc-rate\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,adc-avg",
            &upm->cfg->adc_avg);
    if (ret) {
        upm_err("failed to read adc-avg\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,adc-avg-init",
            &upm->cfg->adc_avg_init);
    if (ret) {
        upm_err("failed to read adc-avg-init\n");
        //return ret;
    }

	ret = of_property_read_u32(np, "upm6722,adc-sample-bit",
            &upm->cfg->adc_sample);
    if (ret) {
        upm_err("failed to read adc-sample-bit\n");
        //return ret;
    }

	upm->cfg->ibus_adc_disable = of_property_read_bool(np,
            "upm6722,ibus-adc-disable");
	upm->cfg->vbus_adc_disable = of_property_read_bool(np,
			"upm6722,vbus-adc-disable");
	upm->cfg->vac1_adc_disable = of_property_read_bool(np,
            "upm6722,vac1-adc-disable");
	upm->cfg->vac2_adc_disable = of_property_read_bool(np,
			"upm6722,vac2-adc-disable");
	upm->cfg->vout_adc_disable = of_property_read_bool(np,
            "upm6722,vout-adc-disable");
	upm->cfg->vbat_adc_disable = of_property_read_bool(np,
			"upm6722,vbat-adc-disable");
	upm->cfg->ibat_adc_disable = of_property_read_bool(np,
            "upm6722,ibat-adc-disable");
	upm->cfg->tsbus_adc_disable = of_property_read_bool(np,
            "upm6722,tsbus-adc-disable");
	upm->cfg->tsbat_adc_disable = of_property_read_bool(np,
			"upm6722,tsbat-adc-disable");
	upm->cfg->tdie_adc_disable = of_property_read_bool(np,
            "upm6722,tdie-adc-disable");

    if (of_property_read_string(np, "charger_name", &upm->chg_dev_name) < 0) {
		upm->chg_dev_name = "charger";
		dev_err(upm->dev, "no charger name\n");
	}

    return 0;
}

static int upm6722_init_protection(struct upm6722 *upm)
{
    int ret;

    ret = upm6722_enable_batovp(upm, !upm->cfg->bat_ovp_disable);
    upm_info("%s bat ovp %s\n",
        upm->cfg->bat_ovp_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_batocp(upm, !upm->cfg->bat_ocp_disable);
    upm_info("%s bat ocp %s\n",
        upm->cfg->bat_ocp_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_busucp(upm, !upm->cfg->bus_ucp_disable);
    upm_info("%s bus ucp %s\n",
        upm->cfg->bus_ucp_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_busrcp(upm, !upm->cfg->bus_rcp_disable);
    upm_info("%s bus rcp %s\n",
        upm->cfg->bus_rcp_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_voutovp(upm, !upm->cfg->vout_ovp_disable);
    upm_info("%s vout ovp %s\n",
        upm->cfg->vout_ovp_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_tdie_flt(upm, !upm->cfg->tdie_flt_disable);
    upm_info("%s tdie flt %s\n",
        upm->cfg->tdie_flt_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_tsbus_flt(upm, !upm->cfg->tsbus_flt_disable);
    upm_info("%s tsbus flt %s\n",
        upm->cfg->tsbus_flt_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_tsbat_flt(upm, !upm->cfg->tsbat_flt_disable);
    upm_info("%s tsbat flt %s\n",
        upm->cfg->tsbat_flt_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_enable_vbus_errhi(upm, !upm->cfg->vbus_errhi_disable);
    upm_info("%s vbus errhi %s\n",
        upm->cfg->vbus_errhi_disable ? "disable" : "enable",
        !ret ? "successfullly" : "failed");

    ret = upm6722_set_batovp_th(upm, upm->cfg->bat_ovp_th);
    upm_info("set bat ovp th %d %s\n", upm->cfg->bat_ovp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_batocp_th(upm, upm->cfg->bat_ocp_th);
    upm_info("set bat ocp threshold %d %s\n", upm->cfg->bat_ocp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_busovp_th(upm, CHG_SW_CAP_MODE, upm->cfg->bus_ovp_th);
    upm_info("set bus ovp threshold %d %s\n", upm->cfg->bus_ovp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_busocp_th(upm, CHG_SW_CAP_MODE, upm->cfg->bus_ocp_th);
    upm_info("set bus ocp threshold %d %s\n", upm->cfg->bus_ocp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_busucp_th(upm, upm->cfg->bus_ucp_th);
    upm_info("set bus ucp threshold %d %s\n", upm->cfg->bus_ucp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_busrcp_th(upm, upm->cfg->bus_rcp_th);
    upm_info("set bus rcp threshold %d %s\n", upm->cfg->bus_rcp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_vac1ovp_th(upm, upm->cfg->vac1_ovp_th);
    upm_info("set vac1 ovp threshold %d %s\n", upm->cfg->vac1_ovp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_vac2ovp_th(upm, upm->cfg->vac2_ovp_th);
    upm_info("set vac2 ovp threshold %d %s\n", upm->cfg->vac2_ovp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_voutovp_th(upm, upm->cfg->vout_ovp_th);
    upm_info("set vout ovp threshold %d %s\n", upm->cfg->vout_ovp_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_tdie_flt_th(upm, upm->cfg->tdie_flt_th);
    upm_info("set tdie flt threshold %d %s\n", upm->cfg->tdie_flt_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_tsbus_flt_th(upm, upm->cfg->tsbus_flt_th);
    upm_info("set tsbus flt threshold %d %s\n", upm->cfg->tsbus_flt_th,
        !ret ? "successfully" : "failed");

    ret = upm6722_set_tsbat_flt_th(upm, upm->cfg->tsbat_flt_th);
    upm_info("set tsbat flt threshold %d %s\n", upm->cfg->tsbat_flt_th,
        !ret ? "successfully" : "failed");

    return 0;
}

static int upm6722_init_alarm(struct upm6722 *upm)
{
	upm6722_set_bat_ovp_alm_th(upm, upm->cfg->bat_ovp_alm_th);
	upm6722_set_bat_ocp_alm_th(upm, upm->cfg->bat_ocp_alm_th);
	upm6722_set_bat_ucp_alm_th(upm, upm->cfg->bat_ucp_alm_th);
	upm6722_set_bus_ovp_alm_th(upm, CHG_SW_CAP_MODE  , upm->cfg->bus_ovp_alm_th);
	upm6722_set_bus_ocp_alm_th(upm, upm->cfg->bus_ocp_alm_th);
	upm6722_set_tdie_alm_th(upm, upm->cfg->tdie_alm_th);

	return 0;
}

static int upm6722_init_adc(struct upm6722 *upm)
{

    upm6722_set_adc_scanrate(upm, upm->cfg->adc_rate);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_IBUS, !upm->cfg->ibus_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_VBUS, !upm->cfg->vbus_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_VAC1, !upm->cfg->vac1_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_VAC2, !upm->cfg->vac2_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_VOUT, !upm->cfg->vout_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_VBAT, !upm->cfg->vbat_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_IBAT, !upm->cfg->ibat_adc_disable);
	upm6722_set_adc_channel_enable(upm, UPM_ADC_TSBUS, !upm->cfg->tsbus_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_TSBAT, !upm->cfg->tsbat_adc_disable);
    upm6722_set_adc_channel_enable(upm, UPM_ADC_TDIE, !upm->cfg->tdie_adc_disable);

    upm6722_enable_adc(upm, upm->cfg->adc_enable);

    return 0;
}

static int upm6722_init_device(struct upm6722 *upm)
{
    upm6722_set_reg_reset(upm);
    upm6722_enable_wdt(upm, !upm->cfg->wdt_disable);
    upm6722_set_wdt(upm, upm->cfg->wdt_set);

    upm6722_freq_set(upm,upm->cfg->fsw_set); //upm6722ï¼šThree capacitors are set to 970K

    upm6722_set_ss_timeout(upm, upm->cfg->ss_timeout);
    upm6722_set_sense_resistor(upm, upm->cfg->sense_r_mohm);

    upm6722_init_protection(upm);
	upm6722_init_alarm(upm);
    upm6722_init_adc(upm);

    return 0;
}

int upm6722_set_present(struct upm6722 *upm, bool present)
{
    upm->usb_present = present;

    if (present)
        upm6722_init_device(upm);

    return 0;
}

static int upm6722_dump_registers(struct upm6722 *upm)
{
	int ret;
	u8 val;
	u8 addr;
    char buf[512] = {0};
    int n = 0;

	for (addr = 0x00; addr <= 0x21; addr++) {
		ret = upm6722_read_byte(upm, addr, &val);
		if (!ret)
            sprintf(buf + n, "Reg[%02X] = 0x%02X ", addr, val);
                n = strlen(buf);
	}
        pr_err("%s\n",buf);
	return ret;
}

static void upm6722_monitor_work(struct work_struct *work)
{
	struct upm6722 *upm = container_of(
			work, struct upm6722, monitor_work.work);
	
	upm_info("monitor dump\n");
	
	upm6722_dump_registers(upm);
	
	schedule_delayed_work(&upm->monitor_work, msecs_to_jiffies(3*1000));
}


/*********************mtk charger interface start**********************************/
#ifdef CONFIG_MTK_CLASS

static int upm6722_is_vbuslowerr(struct upm6722 *upm, bool *err)
{
	int ret;
	u8 val;

	ret = upm6722_read_byte(upm, UPM6722_REG_14, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_14, val);
		upm->bus_ucp_flt = !!(val & UPM6722_BUS_UCP_STAT_MASK);
	}

	*err = (bool)upm->bus_ucp_flt;

	return ret;
}

static inline int to_upm6722_adc(enum adc_channel chan)
{
	switch (chan) {
	case ADC_CHANNEL_VBUS:
		return UPM_ADC_VBUS;
	case ADC_CHANNEL_VBAT:
		return UPM_ADC_VBAT;
	case ADC_CHANNEL_IBUS:
		return UPM_ADC_IBUS;
	case ADC_CHANNEL_IBAT:
		return UPM_ADC_IBAT;
	case ADC_CHANNEL_TEMP_JC:
		return UPM_ADC_TDIE;
	case ADC_CHANNEL_VOUT:
		return UPM_ADC_VOUT;
	default:
		break;
	}
	return UPM_ADC_MAX;
}

static int mtk_upm6722_is_chg_enabled(struct charger_device *chg_dev, bool *en)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    upm_info("mtk_upm6722_is_chg_enabled\n");

    ret = upm6722_check_charge_enabled(upm, en);

    return ret;
}
/*
static int mtk_upm6722_enable_chg(struct charger_device *chg_dev, bool en)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    return 0;
    upm_info("mtk_upm6722_enable_chg\n");
    ret = upm6722_enable_charge(upm, en);

    return ret;
}
*/
static int mtk_upm6722_set_vbusovp(struct charger_device *chg_dev, u32 uV)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int mv;
    mv = uV / 1000;
    upm_info("mtk_upm6722_set_vbusovp\n");

    return upm6722_set_busovp_th(upm, CHG_SW_CAP_MODE, mv);
}

static int mtk_upm6722_set_ibusocp(struct charger_device *chg_dev, u32 uA)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ma;
    ma = uA / 1000;
    upm_info("mtk_upm6722_set_ibusocp\n");

    return upm6722_set_busocp_th(upm, CHG_SW_CAP_MODE, ma);
}

static int mtk_upm6722_set_vbatovp(struct charger_device *chg_dev, u32 uV)
{   
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    upm_info("mtk_upm6722_set_vbatovp\n");

    ret = upm6722_set_batovp_th(upm, uV/1000);
    if (ret < 0)
        return ret;

    return ret;
}

static int mtk_upm6722_set_ibatocp(struct charger_device *chg_dev, u32 uA)
{   
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    upm_info("mtk_upm6722_set_ibatocp\n");

    ret = upm6722_set_batocp_th(upm, uA/1000);
    if (ret < 0)
        return ret;

    return ret;
}

static int mtk_upm6722_get_adc(struct charger_device *chg_dev, enum adc_channel chan,
			  int *min, int *max)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    upm_info("mtk_upm6722_get_adc\n");
    upm6722_get_adc_data(upm, to_upm6722_adc(chan), max);

    if(chan != ADC_CHANNEL_TEMP_JC) 
        *max = *max * 1000;
    
    if (min != max)
		*min = *max;

    return 0;
}

static int mtk_upm6722_get_adc_accuracy(struct charger_device *chg_dev,
				   enum adc_channel chan, int *min, int *max)
{
    *min = *max = upm6722_adc_accuracy_tbl[to_upm6722_adc(chan)];
    return 0;
}

static int mtk_upm6722_is_vbuslowerr(struct charger_device *chg_dev, bool *err)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    upm_info("mtk_upm6722_is_vbuslowerr\n");

    return upm6722_is_vbuslowerr(upm,err);
}

static int mtk_upm6722_set_vbatovp_alarm(struct charger_device *chg_dev, u32 uV)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    upm_info("mtk_upm6722_set_vbatovp_alarm\n");

    ret = upm6722_set_bat_ovp_alm_th(upm, uV/1000);
    if (ret < 0)
        return ret;

    return ret;
}

static int mtk_upm6722_reset_vbatovp_alarm(struct charger_device *chg_dev)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    upm_info("mtk_upm6722_reset_vbatovp_alarm\n");
    return 0;
}

static int mtk_upm6722_set_vbusovp_alarm(struct charger_device *chg_dev, u32 uV)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    int ret;
    upm_info("mtk_upm6722_set_vbusovp_alarm\n");

    ret = upm6722_set_bus_ovp_alm_th(upm, CHG_SW_CAP_MODE, uV/1000);
    if (ret < 0)
        return ret;

    return ret;
}   

static int mtk_upm6722_reset_vbusovp_alarm(struct charger_device *chg_dev)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    upm_info("mtk_upm6722_reset_vbusovp_alarm\n");
    return 0;
}

static int mtk_upm6722_init_chip(struct charger_device *chg_dev)
{
    struct upm6722 *upm = charger_get_data(chg_dev);
    upm_info("mtk_upm6722_init_chip\n");
    return upm6722_init_device(upm);
}

static int upm6722_set_otg_vbus(struct charger_device *chg_dev, bool en);

static int mtk_enable_adc(struct charger_device *chg_dev, bool en)
{
    int ret;
    struct upm6722 *upm = charger_get_data(chg_dev);

    pr_err("adc en %d\n", en);
    ret = upm6722_enable_adc(upm, en);

    return ret;
}

static const struct charger_ops upm_chg_ops = {
	 //.enable = mtk_upm6722_enable_chg,
	 .is_enabled = mtk_upm6722_is_chg_enabled,
	 .get_adc = mtk_upm6722_get_adc,
     .get_adc_accuracy = mtk_upm6722_get_adc_accuracy,
	 .set_vbusovp = mtk_upm6722_set_vbusovp,
	 .set_ibusocp = mtk_upm6722_set_ibusocp,
	 .set_vbatovp = mtk_upm6722_set_vbatovp,
	 .set_ibatocp = mtk_upm6722_set_ibatocp,
	 .init_chip = mtk_upm6722_init_chip,
     .is_vbuslowerr = mtk_upm6722_is_vbuslowerr, 
	 .set_vbatovp_alarm = mtk_upm6722_set_vbatovp_alarm,
	 .reset_vbatovp_alarm = mtk_upm6722_reset_vbatovp_alarm,
	 .set_vbusovp_alarm = mtk_upm6722_set_vbusovp_alarm,
	 .reset_vbusovp_alarm = mtk_upm6722_reset_vbusovp_alarm,
     .enable_otg = upm6722_set_otg_vbus,
     .enable_adc = mtk_enable_adc,
};
#endif /*CONFIG_MTK_CLASS*/
/********************mtk charger interface end*************************************************/


#if 1
static ssize_t upm6722_show_registers(struct device *dev,
                struct device_attribute *attr, char *buf)
{
    struct upm6722 *upm = dev_get_drvdata(dev);
    u8 addr;
    u8 val;
    u8 tmpbuf[300];
    int len;
    int idx = 0;
    int ret;

    idx = snprintf(buf, PAGE_SIZE, "%s:\n", "upm6722");
    for (addr = 0x0; addr <= 0x38; addr++) {
        ret = upm6722_read_byte(upm, addr, &val);
        if (ret == 0) {
            len = snprintf(tmpbuf, PAGE_SIZE - idx, "Reg[%.2X] = 0x%.2x\n", addr, val);
            memcpy(&buf[idx], tmpbuf, len);
            idx += len;
        }
    }

    return idx;
}

static ssize_t upm6722_store_register(struct device *dev,
        struct device_attribute *attr, const char *buf, size_t count)
{
    struct upm6722 *upm = dev_get_drvdata(dev);
    int ret;
    unsigned int reg;
    unsigned int val;

    ret = sscanf(buf, "%x %x", &reg, &val);
    if (ret == 2 && reg <= 0x38)
        upm6722_write_byte(upm, (unsigned char)reg, (unsigned char)val);

    return count;
}

static DEVICE_ATTR(registers, 0660, upm6722_show_registers, upm6722_store_register);

static void upm6722_create_device_node(struct device *dev)
{
    device_create_file(dev, &dev_attr_registers);
}
#endif

#if 1
static enum power_supply_property upm6722_charger_props[] = {
    POWER_SUPPLY_PROP_PRESENT,
    POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE,
#if 0
    POWER_SUPPLY_PROP_CHARGING_ENABLED,
    POWER_SUPPLY_PROP_UPM_BUS_VOLTAGE,
    POWER_SUPPLY_PROP_UPM_BUS_CURRENT,
    POWER_SUPPLY_PROP_UPM_BAT_VOLTAGE,
    POWER_SUPPLY_PROP_UPM_BAT_CURRENT,
    POWER_SUPPLY_PROP_UPM_AC1_VOLTAGE,
    POWER_SUPPLY_PROP_UPM_AC2_VOLTAGE,
    POWER_SUPPLY_PROP_UPM_OUT_VOLTAGE,
    POWER_SUPPLY_PROP_UPM_DIE_TEMP,
#endif
};

static int upm6722_charger_get_property(struct power_supply *psy,
                enum power_supply_property psp,
                union power_supply_propval *val)
{
    struct upm6722 *upm = power_supply_get_drvdata(psy);
    int result;
    int ret;
	//bool en;

    switch (psp) {
    case POWER_SUPPLY_PROP_PRESENT:
        val->intval = upm->usb_present;
		ret = 0;
        break;
    
    case POWER_SUPPLY_PROP_CONSTANT_CHARGE_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VBUS, &result);
        if (!ret)
            upm->vbus_volt = result;
        val->intval = upm->vbus_volt;
        break;
#if 0
    case POWER_SUPPLY_PROP_CHARGING_ENABLED:
        ret = upm6722_check_charge_enabled(upm, &en);
		if (!ret)
			upm->charge_enabled = en;
        val->intval = upm->charge_enabled;
        break;
    case POWER_SUPPLY_PROP_UPM_BUS_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VBUS, &result);
        if (!ret)
            upm->vbus_volt = result;
        val->intval = upm->vbus_volt;
        break;
    case POWER_SUPPLY_PROP_UPM_BUS_CURRENT:
        ret = upm6722_get_adc_data(upm, UPM_ADC_IBUS, &result);
        if (!ret)
            upm->ibus_curr = result;
        val->intval = upm->ibus_curr;
        break;
	case POWER_SUPPLY_PROP_UPM_BAT_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VBAT, &result);
        if (!ret)
            upm->vbat_volt = result;
        val->intval = upm->vbat_volt;
        break;
	case POWER_SUPPLY_PROP_UPM_BAT_CURRENT:
        ret = upm6722_get_adc_data(upm, UPM_ADC_IBAT, &result);
        if (!ret)
            upm->ibat_curr = result;
        val->intval = upm->ibat_curr;
        break;
	case POWER_SUPPLY_PROP_UPM_AC1_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VAC1, &result);
        if (!ret)
            upm->vac1_volt = result;
        val->intval = upm->vac1_volt;
        break;
	case POWER_SUPPLY_PROP_UPM_AC2_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VAC2, &result);
        if (!ret)
            upm->vac2_volt = result;
        val->intval = upm->vac2_volt;
        break;
	case POWER_SUPPLY_PROP_UPM_OUT_VOLTAGE:
        ret = upm6722_get_adc_data(upm, UPM_ADC_VOUT, &result);
        if (!ret)
            upm->vout_volt = result;
        val->intval = upm->vout_volt;
        break;
    case POWER_SUPPLY_PROP_UPM_DIE_TEMP:
        ret = upm6722_get_adc_data(upm, UPM_ADC_TDIE, &result);
        if (!ret)
            upm->die_temp = result;
        val->intval = upm->die_temp;
        break;
#endif
    default:
        return -EINVAL;
    }

	if (ret)
		upm_err("err: psp:%d, ret:%d", psp, ret);

    return ret;
}

static int upm6722_charger_set_property(struct power_supply *psy,
                    enum power_supply_property prop,
                    const union power_supply_propval *val)
{
    struct upm6722 *upm = power_supply_get_drvdata(psy);

    switch (prop) {
#if 0
    case POWER_SUPPLY_PROP_CHARGING_ENABLED:
        upm6722_enable_charge(upm, val->intval);
        upm6722_check_charge_enabled(upm, &upm->charge_enabled);
        upm_info("POWER_SUPPLY_PROP_CHARGING_ENABLED: %s\n",
                val->intval ? "enable" : "disable");
        break;
#endif
    case POWER_SUPPLY_PROP_PRESENT:
        upm6722_set_present(upm, !!val->intval);
        break;
    default:
        return -EINVAL;
    }

    return 0;
}

static int upm6722_charger_is_writeable(struct power_supply *psy,
                    enum power_supply_property prop)
{
    int ret;

    switch (prop) {
    //case POWER_SUPPLY_PROP_CHARGING_ENABLED:
	case POWER_SUPPLY_PROP_PRESENT:
        ret = 1;
        break;
    default:
        ret = 0;
        break;
    }
    return ret;
}
#endif

static int upm6722_psy_register(struct upm6722 *upm)
{
    upm->psy_cfg.drv_data = upm;
    upm->psy_cfg.of_node = upm->dev->of_node;

    if (upm->mode == UPM6722_ROLE_MASTER)
        upm->psy_desc.name = "upm6722-master";
    else if (upm->mode == UPM6722_ROLE_SLAVE)
        upm->psy_desc.name = "upm6722-slave";
    else
        upm->psy_desc.name = "charger-standalone";

    upm->psy_desc.type = POWER_SUPPLY_TYPE_MAINS; //POWER_SUPPLY_TYPE_UNKNOWN;
    upm->psy_desc.properties = upm6722_charger_props;
    upm->psy_desc.num_properties = ARRAY_SIZE(upm6722_charger_props);
    upm->psy_desc.get_property = upm6722_charger_get_property;
    upm->psy_desc.set_property = upm6722_charger_set_property;
    upm->psy_desc.property_is_writeable = upm6722_charger_is_writeable;

    upm->fc2_psy = devm_power_supply_register(upm->dev, 
            &upm->psy_desc, &upm->psy_cfg);
    if (IS_ERR(upm->fc2_psy)) {
        upm_err("failed to register fc2_psy\n");
        return PTR_ERR(upm->fc2_psy);
    }

    upm_info("%s power supply register successfully\n", upm->psy_desc.name);

    return 0;
}

void upm6722_check_alarm_fault_status(struct upm6722 *upm)
{
    int ret, i;
    u8 val = 0;

    mutex_lock(&upm->data_lock);

	ret = upm6722_read_byte(upm, UPM6722_REG_13, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_13, val);
		upm->bat_ovp_flt = !!(val & UPM6722_BAT_OVP_STAT_MASK);
		upm->bat_ovp_alm = !!(val & UPM6722_BAT_OVP_ALM_STAT_MASK);
		upm->vout_ovp_flt = !!(val & UPM6722_VOUT_OVP_STAT_MASK);
		upm->bat_ocp_flt = !!(val & UPM6722_BAT_OCP_STAT_MASK);
		upm->bat_ocp_alm = !!(val & UPM6722_BAT_OCP_ALM_STAT_MASK);
		upm->bat_ucp_alm = !!(val & UPM6722_BAT_UCP_ALM_STAT_MASK);
		upm->bus_ovp_flt = !!(val & UPM6722_BUS_OVP_STAT_MASK);
		upm->bus_ovp_alm = !!(val & UPM6722_BUS_OVP_ALM_STAT_MASK);
	}

	ret = upm6722_read_byte(upm, UPM6722_REG_14, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_14, val);
		upm->bus_ocp_flt = !!(val & UPM6722_BUS_OCP_STAT_MASK);
		upm->bus_ocp_alm = !!(val & UPM6722_BUS_OCP_ALM_STAT_MASK);
		upm->bus_ucp_flt = !!(val & UPM6722_BUS_UCP_STAT_MASK);
		upm->bus_rcp_flt = !!(val & UPM6722_BUS_RCP_STAT_MASK);
		upm->cfly_short_flt = !!(val & UPM6722_CFLY_SHORT_STAT_MASK);
	}

	ret = upm6722_read_byte(upm, UPM6722_REG_15, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_15, val);
		upm->vac1_ovp_flt = !!(val & UPM6722_VAC1_OVP_STAT_MASK);
		upm->vac2_ovp_flt = !!(val & UPM6722_VAC2_OVP_STAT_MASK);
		upm->vout_present = !!(val & UPM6722_VOUT_PRESENT_STAT_MASK);
		upm->vac1_present = !!(val & UPM6722_VAC1_PRESENT_STAT_MASK);
		upm->vac2_present = !!(val & UPM6722_VAC2_PRESENT_STAT_MASK);
		upm->vbus_present = !!(val & UPM6722_VBUS_PRESENT_STAT_MASK);
		upm->acrb1_config = !!(val & UPM6722_ACRB1_CONFIG_STAT_MASK);
		upm->acrb2_config = !!(val & UPM6722_ACRB2_CONFIG_STAT_MASK);
	}

	ret = upm6722_read_byte(upm, UPM6722_REG_16, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_16, val);
		upm->adc_done = !!(val & UPM6722_ADC_DONE_STAT_MASK);
		upm->ss_timeout = !!(val & UPM6722_SS_TIMEOUT_STAT_MASK);
		upm->tsbus_tsbat_alm = !!(val & UPM6722_TSBUS_TSBAT_ALM_STAT_MASK);
		upm->tsbus_flt = !!(val & UPM6722_TSBUS_FLT_STAT_MASK);
		upm->tsbat_flt = !!(val & UPM6722_TSBAT_FLT_STAT_MASK);
		upm->tdie_flt = !!(val & UPM6722_TDIE_FLT_STAT_MASK);
		upm->tdie_alm = !!(val & UPM6722_TDIE_ALM_STAT_MASK);
		upm->wd_stat = !!(val & UPM6722_WD_STAT_MASK);
	}

	ret = upm6722_read_byte(upm, UPM6722_REG_17, &val);
	if (!ret) {
		upm_info("STAT REG[0x%.2X]: 0x%.2X\n", UPM6722_REG_17, val);
		upm->regn_good = !!(val & UPM6722_REGN_GOOD_STAT_MASK);
		upm->conv_active = !!(val & UPM6722_CONV_ACTIVE_STAT_MASK);
		upm->vbus_errhi = !!(val & UPM6722_VBUS_ERRHI_STAT_MASK);
	}

	for (i = UPM6722_REG_18; i <= UPM6722_REG_1C; i++) {
		ret = upm6722_read_byte(upm, i, &val);
	    if (!ret) {
			upm_info("FLAG REG[0x%.2X]: 0x%.2X\n", i, val);
		}
	}

    mutex_unlock(&upm->data_lock);
}

/*
* interrupt does nothing, just info event chagne, other module could get info
* through power supply interface
*/
static irqreturn_t upm6722_charger_interrupt(int irq, void *dev_id)
{
    struct upm6722 *upm = dev_id;

    upm_info("INT OCCURED\n");

    mutex_lock(&upm->irq_complete);
    upm->irq_waiting = true;
    if (!upm->resume_completed) {
        dev_dbg(upm->dev, "IRQ triggered before device-resume\n");
        if (!upm->irq_disabled) {
            disable_irq_nosync(irq);
            upm->irq_disabled = true;
        }
		upm->irq_waiting = false;
        mutex_unlock(&upm->irq_complete);
        return IRQ_HANDLED;
    }

    upm6722_check_alarm_fault_status(upm);

	upm->irq_waiting = false;
    mutex_unlock(&upm->irq_complete);
    power_supply_changed(upm->fc2_psy);

    return IRQ_HANDLED;
}

static int upm6722_irq_register(struct upm6722 *upm)
{
    int ret;
    struct device_node *node = upm->dev->of_node;

    if (!node) {
        upm_err("device tree node missing\n");
        return -EINVAL;
    }

    upm->irq_gpio = of_get_named_gpio(node, "upm6722,irq-gpio", 0);
    if (!gpio_is_valid(upm->irq_gpio)) {
        upm_err("fail to valid gpio : %d\n", upm->irq_gpio);
        return -EINVAL;
    }

    ret = gpio_request_one(upm->irq_gpio, GPIOF_DIR_IN, "upm6722_irq");
    if (ret) {
        upm_err("fail to request upm6722 irq\n");
        return EINVAL;
    }

    upm->irq =gpio_to_irq(upm->irq_gpio);
    if (upm->irq < 0) {
        upm_err("fail to gpio to irq\n");
        return EINVAL;
    }

    if (upm->mode == UPM6722_ROLE_STANDALONE) {
        ret = devm_request_threaded_irq(&upm->client->dev, upm->irq, NULL,
                upm6722_charger_interrupt, IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
                "upm6722 standalone irq", upm);
    } else if (upm->mode == UPM6722_ROLE_MASTER) {
        ret = devm_request_threaded_irq(&upm->client->dev, upm->irq, NULL,
                upm6722_charger_interrupt, IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
                "upm6722 master irq", upm);
    } else {
        ret = devm_request_threaded_irq(&upm->client->dev, upm->irq, NULL,
                upm6722_charger_interrupt, IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
                "upm6722 slave irq", upm);
    }
    if (ret < 0) {
        upm_err("request irq for irq=%d failed, ret=%d\n", upm->irq, ret);
        return ret;
    }
    enable_irq_wake(upm->irq);

    return ret;
}

static void determine_initial_status(struct upm6722 *upm)
{
    if (upm->irq)
        upm6722_charger_interrupt(upm->irq, upm);
}

static int upm6722_otg_enable(struct regulator_dev *rdev)
{
	int ret;
	u8 val;
	struct upm6722 *upm = rdev_get_drvdata(rdev);

	upm_info("%s\n", __func__);

	val = UPM6722_EN_OTG_ENABLE;
	val <<= UPM6722_EN_OTG_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_EN_OTG_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write OTG_EN:1 fail: %d\n", ret);
		return ret;
	}

	val = UPM6722_DIS_ACDRV_BOTH_ENABLE;
	val <<= UPM6722_DIS_ACDRV_BOTH_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_DIS_ACDRV_BOTH_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write DIS_ACDRV_BOTH_ENABLE fail: %d\n", ret);
		return ret;
	}

	msleep(30);

	val = UPM6722_DIS_ACDRV_BOTH_DISABLE;
	val <<= UPM6722_DIS_ACDRV_BOTH_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_DIS_ACDRV_BOTH_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write DIS_ACDRV_BOTH_DISABLE fail: %d\n", ret);
		return ret;
	}

	val = UPM6722_ACDRV1_STAT_ON;
	val <<= UPM6722_ACDRV1_STAT_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_ACDRV1_STAT_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write ACDRV1_STAT:1 fail: %d\n", ret);
		return ret;
	}

	upm_info("upm6722 enable OTG successfully!\n");

	return upm6722_dump_registers(upm);
}

static int upm6722_otg_disable(struct regulator_dev *rdev)
{
	int ret;
	u8 val;
	struct upm6722 *upm = rdev_get_drvdata(rdev);

	upm_info("%s\n", __func__);

	val = UPM6722_VBUS_PD_ENABLE;
	val <<= UPM6722_VBUS_PD_EN_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_06, UPM6722_VBUS_PD_EN_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write VBUS_PD_EN:1 fail: %d\n", ret);
		val = UPM6722_AC1_PD_ENABLE;
		val <<= UPM6722_AC1_PD_EN_SHIFT;
		ret = upm6722_update_bits(upm, UPM6722_REG_0E, UPM6722_AC1_PD_EN_MASK, val);
		if (ret < 0) {
			dev_err(upm->dev, "upm6722 write VAC1_PD_EN:1 fail: %d\n", ret);
			return ret;
		}
	}

	msleep(30);

	val = UPM6722_ACDRV1_STAT_OFF;
	val <<= UPM6722_ACDRV1_STAT_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_ACDRV1_STAT_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write ACDRV1_EN:0 fail: %d\n", ret);
		return ret;
	}

	val = UPM6722_EN_OTG_DISABLE;
	val <<= UPM6722_EN_OTG_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_EN_OTG_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write OTG_EN:0 fail: %d\n", ret);
		return ret;
	}
/*
	val = UPM6722_DIS_ACDRV_BOTH_ENABLE;
	val <<= UPM6722_DIS_ACDRV_BOTH_SHIFT;
	ret = upm6722_update_bits(upm, UPM6722_REG_0F, UPM6722_DIS_ACDRV_BOTH_MASK, val);
	if (ret < 0) {
		dev_err(upm->dev, "upm6722 write DIS_ACDRV_BOTH_ENABLE fail: %d\n", ret);
		return ret;
	}
*/
	upm_info("upm6722 disable OTG successfully!\n");

	return upm6722_dump_registers(upm);
}

static int upm6722_set_otg_vbus(struct charger_device *chg_dev, bool en)
{
    int ret;
    struct upm6722 *upm = charger_get_data(chg_dev);
    if (!upm)
    	pr_info("%s failed\n", __func__);

	if (en)
        ret = upm6722_otg_enable(upm->otg_rdev);
    else
        ret = upm6722_otg_disable(upm->otg_rdev);

    return ret;

}

static int upm6722_boost_is_enabled(struct regulator_dev *rdev)
{
	return 0;
}

static const struct regulator_ops upm6722_chg_otg_ops = {
	//.list_voltage = regulator_list_voltage_linear,
	.enable = upm6722_otg_enable,
	.disable = upm6722_otg_disable,
	.is_enabled = upm6722_boost_is_enabled,
};

static const struct regulator_desc upm6722_otg_rdesc = {
	.name = "upm6722-otg-vbus",
	.of_match = "upm6722,otg-vbus",
	.type = REGULATOR_VOLTAGE,
	.owner = THIS_MODULE,
	.ops = &upm6722_chg_otg_ops,
	.fixed_uV = 5000000,
	.n_voltages = 1,
};

static struct of_device_id upm6722_charger_match_table[] = {
    {
        .compatible = "unisemipower,upm6722-standalone",
        .data = &upm6722_mode_data[UPM6722_STDALONE],
    },
    {
        .compatible = "unisemipower,upm6722-master",
        .data = &upm6722_mode_data[UPM6722_MASTER],
    },
    {
        .compatible = "unisemipower,upm6722-slave",
        .data = &upm6722_mode_data[UPM6722_SLAVE],
    },
    {},
};

static int upm6722_charger_probe(struct i2c_client *client,
                    const struct i2c_device_id *id)
{
    struct upm6722 *upm;
    const struct of_device_id *match;
    struct device_node *node = client->dev.of_node;
	struct regulator_config config = { };
    int ret;
	struct iio_dev *indio_dev;
	indio_dev = devm_iio_device_alloc(&client->dev, sizeof(*upm));
	upm = iio_priv(indio_dev);
	upm->indio_dev = indio_dev;
    if (!upm) {
		dev_err(&client->dev,"upm6722 probe fail\n");
        return -ENOMEM;
    }

    upm->dev = &client->dev;
    upm->client = client;

    mutex_init(&upm->i2c_rw_lock);
    mutex_init(&upm->data_lock);
    mutex_init(&upm->irq_complete);

    upm->resume_completed = true;
    upm->irq_waiting = false;
	pr_err("t_c_c %s %d 20240914\n", __func__, __LINE__);
    ret = upm6722_detect_device(upm);
    if (ret) {
        upm_err("No upm6722 device found!\n");
        upm6722_ic_flag = true;
        goto err_1;
    } else {
        upm6722_ic_flag = false;
    }

    i2c_set_clientdata(client, upm);
    upm6722_create_device_node(&(client->dev));

    match = of_match_node(upm6722_charger_match_table, node);
    if (match == NULL) {
        upm_err("device tree match not found!\n");
        goto err_1;
    }

    upm6722_get_work_mode(upm, &upm->mode);

    if (upm->mode !=  *(int *)match->data) {
		upm_err("device operation mode mismatch with dts configuration\n");
		goto err_1;
	}
	upm6722_init_iio_psy(upm);

	pr_err("t_c_c %s %d\n", __func__, __LINE__);
    ret = upm6722_parse_dt(upm, &client->dev);
    if (ret)
        goto err_1;

    ret = upm6722_init_device(upm);
    if (ret) {
        upm_err("Failed to init device\n");
        goto err_1;
    }

    ret = upm6722_psy_register(upm);
    if (ret)
        goto err_2;

    ret = upm6722_irq_register(upm);
    if (ret)
        goto err_2;

    device_init_wakeup(upm->dev, 1);

    determine_initial_status(upm);

	INIT_DELAYED_WORK(&upm->monitor_work, upm6722_monitor_work);
	//schedule_delayed_work(&upm->monitor_work, msecs_to_jiffies(3*1000));

#ifdef CONFIG_MTK_CLASS
    upm->chg_dev = charger_device_register(upm->chg_dev_name,
					      &client->dev, upm,
					      &upm_chg_ops,
					      &upm_chg_props);
	if (IS_ERR_OR_NULL(upm->chg_dev)) {
		ret = PTR_ERR(upm->chg_dev);
		dev_err(upm->dev,"Fail to register charger!\n");
		goto err_register_mtk_charger;
	}
#endif

	/* upm6722 otg regulator */
	config.dev = &client->dev;
	config.driver_data = upm;
	upm->otg_rdev = devm_regulator_register(&client->dev,
						&upm6722_otg_rdesc, &config);
	if (IS_ERR(upm->otg_rdev)) {
		ret = PTR_ERR(upm->otg_rdev);
		upm_err("upm6722 otg_rdev error\n");
		goto err_register_mtk_charger;
	}

    upm_info("upm6722 probe successfully, Part Num:%d\n!",
                upm->part_no);

    return 0;

err_register_mtk_charger:
err_2:
    power_supply_unregister(upm->fc2_psy);
err_1:
    mutex_destroy(&upm->i2c_rw_lock);
    mutex_destroy(&upm->data_lock);
    mutex_destroy(&upm->irq_complete);
    upm_info("upm6722 probe fail\n");
    //devm_kfree(&client->dev, upm);
    return 0;
}

static inline bool is_device_suspended(struct upm6722 *upm)
{
    return !upm->resume_completed;
}

static int upm6722_suspend(struct device *dev)
{
    struct i2c_client *client = to_i2c_client(dev);
    struct upm6722 *upm = i2c_get_clientdata(client);

    if (upm6722_ic_flag)
        return 0;

    mutex_lock(&upm->irq_complete);
    upm->resume_completed = false;
    mutex_unlock(&upm->irq_complete);
    upm_info("Suspend successfully!");

    return 0;
}

static int upm6722_suspend_noirq(struct device *dev)
{
    struct i2c_client *client = to_i2c_client(dev);
    struct upm6722 *upm = i2c_get_clientdata(client);

    if (upm6722_ic_flag)
        return 0;

    if (upm->irq_waiting) {
        pr_err_ratelimited("Aborting suspend, an interrupt was detected while suspending\n");
        return -EBUSY;
    }
    return 0;
}

static int upm6722_resume(struct device *dev)
{
    struct i2c_client *client = to_i2c_client(dev);
    struct upm6722 *upm = i2c_get_clientdata(client);

    if (upm6722_ic_flag)
        return 0;

    mutex_lock(&upm->irq_complete);
    upm->resume_completed = true;
    if (upm->irq_waiting) {
        upm->irq_disabled = false;
        enable_irq(client->irq);
        mutex_unlock(&upm->irq_complete);
        upm6722_charger_interrupt(client->irq, upm);
    } else {
        mutex_unlock(&upm->irq_complete);
    }

    power_supply_changed(upm->fc2_psy);
    upm_info("Resume successfully!");

    return 0;
}

static const struct dev_pm_ops upm6722_pm_ops = {
    .resume		= upm6722_resume,
    .suspend_noirq = upm6722_suspend_noirq,
    .suspend	= upm6722_suspend,
};

static int upm6722_charger_remove(struct i2c_client *client)
{
    struct upm6722 *upm = i2c_get_clientdata(client);

    upm6722_enable_adc(upm, false);
    power_supply_unregister(upm->fc2_psy);
    mutex_destroy(&upm->data_lock);
    mutex_destroy(&upm->irq_complete);

    return 0;
}

static void upm6722_charger_shutdown(struct i2c_client *client)
{
    struct upm6722 *upm = i2c_get_clientdata(client);

    if (upm6722_ic_flag)
        return;

    upm6722_enable_adc(upm, false);
    mutex_destroy(&upm->i2c_rw_lock);
}

static struct i2c_driver upm6722_charger_driver = {
    .driver     = {
        .name   = "upm6722-charger",
        .owner  = THIS_MODULE,
        .of_match_table = upm6722_charger_match_table,
        .pm = &upm6722_pm_ops,
    },
    .probe      = upm6722_charger_probe,
    .remove     = upm6722_charger_remove,
    .shutdown   = upm6722_charger_shutdown,
};

module_i2c_driver(upm6722_charger_driver);

MODULE_DESCRIPTION("unisemipower upm6722 charge pump driver");
MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("unisemipower <lai.du@unisemipower.com>");
