[11/20 11:03:50      0s] 
[11/20 11:03:50      0s] Cadence Innovus(TM) Implementation System.
[11/20 11:03:50      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/20 11:03:50      0s] 
[11/20 11:03:50      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/20 11:03:50      0s] Options:	
[11/20 11:03:50      0s] Date:		Thu Nov 20 11:03:50 2025
[11/20 11:03:50      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/20 11:03:50      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/20 11:03:50      0s] 
[11/20 11:03:50      0s] License:
[11/20 11:03:50      0s] 		[11:03:50.438609] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/20 11:03:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/20 11:03:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/20 11:04:21     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/20 11:04:28     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/20 11:04:28     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 11:04:28     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/20 11:04:28     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/20 11:04:28     13s] @(#)CDS: CPE v21.15-s076
[11/20 11:04:28     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 11:04:28     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/20 11:04:28     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/20 11:04:28     13s] @(#)CDS: RCDB 11.15.0
[11/20 11:04:28     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/20 11:04:28     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/20 11:04:29     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9101_ra01_shadab_LfeERN.

[11/20 11:04:29     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/20 11:04:29     13s] Sourcing startup file ./.encrc
[11/20 11:04:29     13s] ##  Process: 180           (User Set)               
[11/20 11:04:29     13s] ##     Node: (not set)                           
[11/20 11:04:29     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 11:04:29     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/20 11:04:29     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 11:04:29     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/20 11:04:29     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 11:04:29     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 11:04:39     15s] <CMD> getVersion
[11/20 11:04:39     15s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/20 11:04:39     15s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/20 11:04:39     15s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/20 11:04:39     15s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/20 11:04:39     15s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/20 11:04:39     15s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/20 11:04:39     15s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 11:04:39     15s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/20 11:04:39     15s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 11:04:39     15s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/20 11:04:39     15s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 11:04:39     15s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 11:04:39     15s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/20 11:04:39     15s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/20 11:04:39     15s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 11:04:39     15s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/20 11:04:39     15s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/20 11:04:39     15s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/20 11:04:39     15s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 11:04:39     15s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 11:04:39     15s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/20 11:04:39     15s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/20 11:04:39     15s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 11:04:39     15s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 11:04:39     15s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/20 11:04:39     15s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/20 11:04:39     15s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/20 11:04:39     15s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/20 11:04:39     15s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/20 11:04:39     15s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/20 11:04:39     15s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/20 11:04:39     15s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/20 11:04:39     15s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/20 11:04:39     15s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/20 11:04:39     15s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/20 11:04:39     15s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/20 11:04:39     15s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/20 11:04:39     15s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/20 11:04:39     15s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/20 11:04:39     15s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/20 11:04:39     15s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/20 11:04:39     15s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/20 11:04:39     15s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/20 11:04:39     15s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/20 11:04:39     15s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/20 11:04:39     15s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/20 11:04:39     15s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/20 11:04:39     15s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 11:04:39     15s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 11:04:39     15s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/20 11:04:39     15s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/20 11:04:39     15s] 
[11/20 11:04:39     15s] **INFO:  MMMC transition support version v31-84 
[11/20 11:04:39     15s] 
[11/20 11:04:39     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/20 11:04:39     15s] <CMD> suppressMessage ENCEXT-2799
[11/20 11:04:41     15s] <CMD> getVersion
[11/20 11:04:43     15s] [INFO] Loading PVS 22.20 fill procedures
[11/20 11:04:43     15s] <CMD> win
[11/20 11:07:39     24s] <CMD> setLayerPreference pinObj -isVisible 1
[11/20 11:07:40     24s] <CMD> setLayerPreference pinObj -isVisible 0
[11/20 11:11:42     35s] <CMD> set defHierChar /
[11/20 11:11:42     35s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 11:11:43     35s] <CMD> set locv_inter_clock_use_worst_derate false
[11/20 11:11:43     35s] <CMD> set init_io_file dtmf.io
[11/20 11:11:43     35s] <CMD> set init_oa_search_lib {}
[11/20 11:11:43     35s] <CMD> set init_verilog {../verilog/dtmf_chip_ak.v ../verilog/stubs.v}
[11/20 11:11:43     35s] <CMD> set init_pwr_net VDD
[11/20 11:11:43     35s] <CMD> set init_mmmc_file ./dtmf.view
[11/20 11:11:43     35s] Set Default Input Pin Transition as 0.1 ps.
[11/20 11:11:43     35s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/20 11:11:43     35s] <CMD> set init_lef_file ../lef/all.lef
[11/20 11:11:43     35s] <CMD> set init_top_cell DTMF_CHIP
[11/20 11:11:43     35s] <CMD> set fpIsMaxIoHeight 0
[11/20 11:11:43     35s] <CMD> set init_gnd_net VSS
[11/20 11:11:43     35s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 11:11:43     35s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 11:11:43     35s] <CMD> set timing_case_analysis_for_icg_propagation false
[11/20 11:11:48     36s] <CMD> init_design
[11/20 11:11:49     36s] #% Begin Load MMMC data ... (date=11/20 11:11:49, mem=605.6M)
[11/20 11:11:50     36s] #% End Load MMMC data ... (date=11/20 11:11:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=606.4M, current mem=606.4M)
[11/20 11:11:51     36s] 
[11/20 11:11:51     36s] Loading LEF file ../lef/all.lef ...
[11/20 11:11:51     36s] Set DBUPerIGU to M2 pitch 1320.
[11/20 11:11:52     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-200' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-201' for more detail.
[11/20 11:11:52     36s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/20 11:11:52     36s] To increase the message display limit, refer to the product command reference manual.
[11/20 11:11:52     36s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-200' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-200' for more detail.
[11/20 11:11:52     36s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 11:11:52     36s] Type 'man IMPLF-200' for more detail.
[11/20 11:11:52     36s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 11:11:52     36s] Loading view definition file from ./dtmf.view
[11/20 11:11:52     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/20 11:11:54     36s] Read 1 cells in library 'pllclk' 
[11/20 11:11:54     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/20 11:11:54     36s] Read 1 cells in library 'ram_128x16A' 
[11/20 11:11:54     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/20 11:11:54     36s] Read 1 cells in library 'ram_256x16A' 
[11/20 11:11:54     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 11:11:54     36s] Read 1 cells in library 'rom_512x16A' 
[11/20 11:11:54     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/20 11:11:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/20 11:11:55     36s] Read 462 cells in library 'tsmc18' 
[11/20 11:11:55     36s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/20 11:11:55     36s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/20 11:11:55     36s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/20 11:11:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 11:11:55     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 11:11:55     36s] Read 4 cells in library 'tpz973g' 
[11/20 11:11:55     36s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/20 11:11:55     36s] Read 1 cells in library 'pllclk' 
[11/20 11:11:55     36s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/20 11:11:55     36s] Read 1 cells in library 'ram_128x16A' 
[11/20 11:11:55     36s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 11:11:55     36s] Read 1 cells in library 'rom_512x16A' 
[11/20 11:11:55     36s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/20 11:11:55     36s] Read 1 cells in library 'ram_256x16A' 
[11/20 11:11:55     36s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/20 11:11:56     37s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/20 11:11:56     37s] Read 470 cells in library 'tsmc18' 
[11/20 11:11:56     37s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/20 11:11:56     37s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/20 11:11:56     37s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/20 11:11:56     37s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 11:11:56     37s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 11:11:56     37s] Read 4 cells in library 'tpz973g' 
[11/20 11:11:56     37s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:04.0, peak res=634.2M, current mem=631.7M)
[11/20 11:11:56     37s] *** End library_loading (cpu=0.01min, real=0.07min, mem=16.4M, fe_cpu=0.62min, fe_real=8.10min, fe_mem=1131.4M) ***
[11/20 11:11:56     37s] #% Begin Load netlist data ... (date=11/20 11:11:56, mem=631.8M)
[11/20 11:11:56     37s] *** Begin netlist parsing (mem=1131.4M) ***
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 11:11:56     37s] Type 'man IMPVL-159' for more detail.
[11/20 11:11:56     37s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/20 11:11:56     37s] To increase the message display limit, refer to the product command reference manual.
[11/20 11:11:56     37s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 11:11:56     37s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 11:11:56     37s] Created 478 new cells from 12 timing libraries.
[11/20 11:11:56     37s] Reading netlist ...
[11/20 11:11:56     37s] Backslashed names will retain backslash and a trailing blank character.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFHX1.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFHX2.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFHX4.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFHXL.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFX1.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFX2.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFX4.
[11/20 11:11:57     37s] Keeping previous port order for module ADDFXL.
[11/20 11:11:57     37s] Keeping previous port order for module ADDHX1.
[11/20 11:11:57     37s] Keeping previous port order for module ADDHX2.
[11/20 11:11:57     37s] Keeping previous port order for module ADDHX4.
[11/20 11:11:57     37s] Keeping previous port order for module ADDHXL.
[11/20 11:11:57     37s] Keeping previous port order for module AFCSHCINX2.
[11/20 11:11:57     37s] Keeping previous port order for module AFCSHCINX4.
[11/20 11:11:57     37s] Keeping previous port order for module AFCSHCONX2.
[11/20 11:11:57     37s] Keeping previous port order for module AFCSHCONX4.
[11/20 11:11:57     37s] Keeping previous port order for module AFHCINX2.
[11/20 11:11:57     37s] Keeping previous port order for module AFHCINX4.
[11/20 11:11:57     37s] Keeping previous port order for module AFHCONX2.
[11/20 11:11:57     37s] Keeping previous port order for module AFHCONX4.
[11/20 11:11:57     37s] Keeping previous port order for module AHHCINX2.
[11/20 11:11:57     37s] Keeping previous port order for module AHHCINX4.
[11/20 11:11:57     37s] Keeping previous port order for module AHHCONX2.
[11/20 11:11:57     37s] Keeping previous port order for module AHHCONX4.
[11/20 11:11:57     37s] Keeping previous port order for module AND2X1.
[11/20 11:11:57     37s] Keeping previous port order for module AND2X2.
[11/20 11:11:57     37s] Keeping previous port order for module AND2X4.
[11/20 11:11:57     37s] Keeping previous port order for module AND2XL.
[11/20 11:11:57     37s] Keeping previous port order for module AND3X1.
[11/20 11:11:57     37s] Keeping previous port order for module AND3X2.
[11/20 11:11:57     37s] Keeping previous port order for module AND3X4.
[11/20 11:11:57     37s] Keeping previous port order for module AND3XL.
[11/20 11:11:57     37s] Keeping previous port order for module AND4X1.
[11/20 11:11:57     37s] Keeping previous port order for module AND4X2.
[11/20 11:11:57     37s] Keeping previous port order for module AND4X4.
[11/20 11:11:57     37s] Keeping previous port order for module AND4XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI211X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI211X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI211X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI211XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI21X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI21X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI21X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI21XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI221X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI221X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI221X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI221XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI222X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI222X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI222X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI222XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI22X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI22X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI22X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI22XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB1X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB1X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB1X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB1XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB2X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB2X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB2X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI2BB2XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI31X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI31X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI31X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI31XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI32X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI32X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI32X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI32XL.
[11/20 11:11:57     37s] Keeping previous port order for module AOI33X1.
[11/20 11:11:57     37s] Keeping previous port order for module AOI33X2.
[11/20 11:11:57     37s] Keeping previous port order for module AOI33X4.
[11/20 11:11:57     37s] Keeping previous port order for module AOI33XL.
[11/20 11:11:57     37s] Keeping previous port order for module BENCX1.
[11/20 11:11:57     37s] Keeping previous port order for module BENCX2.
[11/20 11:11:57     37s] Keeping previous port order for module BENCX4.
[11/20 11:11:57     37s] Keeping previous port order for module BMXX1.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX1.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX12.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX16.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX2.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX20.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX3.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX4.
[11/20 11:11:57     37s] Keeping previous port order for module BUFX8.
[11/20 11:11:57     37s] Keeping previous port order for module BUFXL.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX1.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX12.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX16.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX2.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX20.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX3.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX4.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFX8.
[11/20 11:11:57     37s] Keeping previous port order for module CLKBUFXL.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX1.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX12.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX16.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX2.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX20.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX3.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX4.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVX8.
[11/20 11:11:57     37s] Keeping previous port order for module CLKINVXL.
[11/20 11:11:57     37s] Keeping previous port order for module CMPR22X1.
[11/20 11:11:57     37s] Keeping previous port order for module CMPR32X1.
[11/20 11:11:57     37s] Keeping previous port order for module CMPR42X1.
[11/20 11:11:57     37s] Keeping previous port order for module CMPR42X2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNRX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNRX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNRX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNRXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNSXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFNXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFRXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFSXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFTRX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFTRX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFTRX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFTRXL.
[11/20 11:11:57     37s] Keeping previous port order for module DFFX1.
[11/20 11:11:57     37s] Keeping previous port order for module DFFX2.
[11/20 11:11:57     37s] Keeping previous port order for module DFFX4.
[11/20 11:11:57     37s] Keeping previous port order for module DFFXL.
[11/20 11:11:57     37s] Keeping previous port order for module DLY1X1.
[11/20 11:11:57     37s] Keeping previous port order for module DLY2X1.
[11/20 11:11:57     37s] Keeping previous port order for module DLY3X1.
[11/20 11:11:57     37s] Keeping previous port order for module DLY4X1.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFTRX1.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFTRX2.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFTRX4.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFTRXL.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFX1.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFX2.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFX4.
[11/20 11:11:57     37s] Keeping previous port order for module EDFFXL.
[11/20 11:11:57     37s] Keeping previous port order for module HOLDX1.
[11/20 11:11:57     37s] Keeping previous port order for module INVX1.
[11/20 11:11:57     37s] Keeping previous port order for module INVX12.
[11/20 11:11:57     37s] Keeping previous port order for module INVX16.
[11/20 11:11:57     37s] Keeping previous port order for module INVX2.
[11/20 11:11:57     37s] Keeping previous port order for module INVX20.
[11/20 11:11:57     37s] Keeping previous port order for module INVX3.
[11/20 11:11:57     37s] Keeping previous port order for module INVX4.
[11/20 11:11:57     37s] Keeping previous port order for module INVX8.
[11/20 11:11:57     37s] Keeping previous port order for module INVXL.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFRX1.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFRX2.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFRX4.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFRXL.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSX1.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSX2.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSX4.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFSXL.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFX1.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFX2.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFX4.
[11/20 11:11:57     37s] Keeping previous port order for module JKFFXL.
[11/20 11:11:57     37s] Keeping previous port order for module MX2X1.
[11/20 11:11:57     37s] Keeping previous port order for module MX2X2.
[11/20 11:11:57     37s] Keeping previous port order for module MX2X4.
[11/20 11:11:57     37s] Keeping previous port order for module MX2XL.
[11/20 11:11:57     37s] Keeping previous port order for module MX4X1.
[11/20 11:11:57     37s] Keeping previous port order for module MX4X2.
[11/20 11:11:57     37s] Keeping previous port order for module MX4X4.
[11/20 11:11:57     37s] Keeping previous port order for module MX4XL.
[11/20 11:11:57     37s] Keeping previous port order for module MXI2X1.
[11/20 11:11:57     37s] Keeping previous port order for module MXI2X2.
[11/20 11:11:57     37s] Keeping previous port order for module MXI2X4.
[11/20 11:11:57     37s] Keeping previous port order for module MXI2XL.
[11/20 11:11:57     37s] Keeping previous port order for module MXI4X1.
[11/20 11:11:57     37s] Keeping previous port order for module MXI4X2.
[11/20 11:11:57     37s] Keeping previous port order for module MXI4X4.
[11/20 11:11:57     37s] Keeping previous port order for module MXI4XL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2X1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2X2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2X4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND2XL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3X1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3X2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3X4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND3XL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BBX1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BBX2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BBX4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BBXL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4X1.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4X2.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4X4.
[11/20 11:11:57     37s] Keeping previous port order for module NAND4XL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2X1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2X2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2X4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR2XL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3X1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3X2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3X4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR3XL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BBX1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BBX2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BBX4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BBXL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BX1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BX2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BX4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4BXL.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4X1.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4X2.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4X4.
[11/20 11:11:57     37s] Keeping previous port order for module NOR4XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI211X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI211X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI211X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI211XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI21X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI21X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI21X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI21XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI221X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI221X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI221X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI221XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI222X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI222X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI222X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI222XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI22X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI22X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI22X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI22XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB1X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB1X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB1X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB1XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB2X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB2X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB2X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI2BB2XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI31X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI31X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI31X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI31XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI32X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI32X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI32X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI32XL.
[11/20 11:11:57     37s] Keeping previous port order for module OAI33X1.
[11/20 11:11:57     37s] Keeping previous port order for module OAI33X2.
[11/20 11:11:57     37s] Keeping previous port order for module OAI33X4.
[11/20 11:11:57     37s] Keeping previous port order for module OAI33XL.
[11/20 11:11:57     37s] Keeping previous port order for module OR2X1.
[11/20 11:11:57     37s] Keeping previous port order for module OR2X2.
[11/20 11:11:57     37s] Keeping previous port order for module OR2X4.
[11/20 11:11:57     37s] Keeping previous port order for module OR2XL.
[11/20 11:11:57     37s] Keeping previous port order for module OR3X1.
[11/20 11:11:57     37s] Keeping previous port order for module OR3X2.
[11/20 11:11:57     37s] Keeping previous port order for module OR3X4.
[11/20 11:11:57     37s] Keeping previous port order for module OR3XL.
[11/20 11:11:57     37s] Keeping previous port order for module OR4X1.
[11/20 11:11:57     37s] Keeping previous port order for module OR4X2.
[11/20 11:11:57     37s] Keeping previous port order for module OR4X4.
[11/20 11:11:57     37s] Keeping previous port order for module OR4XL.
[11/20 11:11:57     37s] Keeping previous port order for module RF1R1WX2.
[11/20 11:11:57     37s] Keeping previous port order for module RF2R1WX2.
[11/20 11:11:57     37s] Keeping previous port order for module RFRDX1.
[11/20 11:11:57     37s] Keeping previous port order for module RFRDX2.
[11/20 11:11:57     37s] Keeping previous port order for module RFRDX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNSXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFNXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFSXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFTRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFTRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFTRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFTRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFX1.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFX2.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFX4.
[11/20 11:11:57     37s] Keeping previous port order for module SDFFXL.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFHQX1.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFHQX2.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFHQX4.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFHQXL.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFTRX1.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFTRX2.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFTRX4.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFTRXL.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFX1.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFX2.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFX4.
[11/20 11:11:57     37s] Keeping previous port order for module SEDFFXL.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX1.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX12.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX16.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX2.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX20.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX3.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX4.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIX8.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFIXL.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX1.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX12.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX16.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX2.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX20.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX3.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX4.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFX8.
[11/20 11:11:57     37s] Keeping previous port order for module TBUFXL.
[11/20 11:11:57     37s] Keeping previous port order for module TIEHI.
[11/20 11:11:57     37s] Keeping previous port order for module TIELO.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNRX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNRX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNRX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNRXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNSXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATNXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATRX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATRX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATRX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATRXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSRX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSRX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSRX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSRXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATSXL.
[11/20 11:11:57     37s] Keeping previous port order for module TLATX1.
[11/20 11:11:57     37s] Keeping previous port order for module TLATX2.
[11/20 11:11:57     37s] Keeping previous port order for module TLATX4.
[11/20 11:11:57     37s] Keeping previous port order for module TLATXL.
[11/20 11:11:57     37s] Keeping previous port order for module TTLATX1.
[11/20 11:11:57     37s] Keeping previous port order for module TTLATX2.
[11/20 11:11:57     37s] Keeping previous port order for module TTLATX4.
[11/20 11:11:57     37s] Keeping previous port order for module TTLATXL.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR2X1.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR2X2.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR2X4.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR2XL.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR3X2.
[11/20 11:11:57     37s] Keeping previous port order for module XNOR3X4.
[11/20 11:11:57     37s] Keeping previous port order for module XOR2X1.
[11/20 11:11:57     37s] Keeping previous port order for module XOR2X2.
[11/20 11:11:57     37s] Keeping previous port order for module XOR2X4.
[11/20 11:11:57     37s] Keeping previous port order for module XOR2XL.
[11/20 11:11:57     37s] Keeping previous port order for module XOR3X2.
[11/20 11:11:57     37s] Keeping previous port order for module XOR3X4.
[11/20 11:11:57     37s] Keeping previous port order for module PDIDGZ.
[11/20 11:11:57     37s] Keeping previous port order for module PDO04CDG.
[11/20 11:11:57     37s] Keeping previous port order for module PVDD1DGZ.
[11/20 11:11:57     37s] Keeping previous port order for module PVSS1DGZ.
[11/20 11:11:57     37s] Keeping previous port order for module pllclk.
[11/20 11:11:57     37s] Keeping previous port order for module ram_128x16A.
[11/20 11:11:57     37s] Keeping previous port order for module ram_256x16A.
[11/20 11:11:57     37s] Keeping previous port order for module rom_512x16A.
[11/20 11:11:57     37s] Reading verilog netlist '../verilog/dtmf_chip_ak.v'
[11/20 11:11:57     37s] Reading verilog netlist '../verilog/stubs.v'
[11/20 11:11:57     37s] 
[11/20 11:11:57     37s] *** Memory Usage v#1 (Current mem = 1131.359M, initial mem = 484.027M) ***
[11/20 11:11:57     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1131.4M) ***
[11/20 11:11:57     37s] #% End Load netlist data ... (date=11/20 11:11:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=644.6M, current mem=644.6M)
[11/20 11:11:57     37s] Set top cell to DTMF_CHIP.
[11/20 11:11:58     37s] Hooked 948 DB cells to tlib cells.
[11/20 11:11:58     37s] ** Removed 8 unused lib cells.
[11/20 11:11:58     37s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=657.9M, current mem=657.9M)
[11/20 11:11:59     37s] Starting recursive module instantiation check.
[11/20 11:11:59     37s] No recursion found.
[11/20 11:11:59     37s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/20 11:11:59     37s] *** Netlist is unique.
[11/20 11:11:59     37s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/20 11:11:59     37s] ** info: there are 985 modules.
[11/20 11:11:59     37s] ** info: there are 5906 stdCell insts.
[11/20 11:11:59     37s] ** info: there are 71 Pad insts.
[11/20 11:11:59     37s] ** info: there are 4 macros.
[11/20 11:11:59     37s] 
[11/20 11:11:59     37s] *** Memory Usage v#1 (Current mem = 1187.785M, initial mem = 484.027M) ***
[11/20 11:11:59     37s] Reading IO assignment file "dtmf.io" ...
[11/20 11:11:59     37s] Adjusting Core to Left to: 0.6200. Core to Bottom to: 0.2000.
[11/20 11:11:59     37s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 11:11:59     37s] Type 'man IMPFP-3961' for more detail.
[11/20 11:11:59     37s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 11:11:59     37s] Type 'man IMPFP-3961' for more detail.
[11/20 11:11:59     37s] Horizontal Layer M1 offset = 560 (derived)
[11/20 11:11:59     37s] Vertical Layer M2 offset = 660 (derived)
[11/20 11:11:59     37s] Start create_tracks
[11/20 11:11:59     37s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 11:11:59     37s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 11:12:01     37s] Extraction setup Started 
[11/20 11:12:02     37s] 
[11/20 11:12:02     37s] Trim Metal Layers:
[11/20 11:12:02     37s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 11:12:02     37s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/20 11:12:02     37s] Type 'man IMPEXT-6202' for more detail.
[11/20 11:12:02     37s] Reading Capacitance Table File ../captable/t018s6mlv.capTbl ...
[11/20 11:12:02     37s] Cap table was created using Encounter 10.10-s002_1.
[11/20 11:12:02     37s] Process name: t018s6mm.
[11/20 11:12:02     37s] Importing multi-corner RC tables ... 
[11/20 11:12:03     37s] Summary of Active RC-Corners : 
[11/20 11:12:03     37s]  
[11/20 11:12:03     37s]  Analysis View: dtmf_view_setup
[11/20 11:12:03     37s]     RC-Corner Name        : dtmf_rc_corner
[11/20 11:12:03     37s]     RC-Corner Index       : 0
[11/20 11:12:03     37s]     RC-Corner Temperature : 25 Celsius
[11/20 11:12:03     37s]     RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
[11/20 11:12:03     37s]     RC-Corner PreRoute Res Factor         : 1
[11/20 11:12:03     37s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 11:12:03     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 11:12:03     37s]     RC-Corner Technology file: '../QRC/t018s6mm.tch'
[11/20 11:12:03     37s]  
[11/20 11:12:03     37s]  Analysis View: dtmf_view_hold
[11/20 11:12:03     37s]     RC-Corner Name        : dtmf_rc_corner
[11/20 11:12:03     37s]     RC-Corner Index       : 0
[11/20 11:12:03     37s]     RC-Corner Temperature : 25 Celsius
[11/20 11:12:03     37s]     RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
[11/20 11:12:03     37s]     RC-Corner PreRoute Res Factor         : 1
[11/20 11:12:03     37s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 11:12:03     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 11:12:03     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 11:12:03     37s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 11:12:03     37s]     RC-Corner Technology file: '../QRC/t018s6mm.tch'
[11/20 11:12:03     37s] 
[11/20 11:12:03     37s] Trim Metal Layers:
[11/20 11:12:03     37s] LayerId::1 widthSet size::4
[11/20 11:12:03     37s] LayerId::2 widthSet size::4
[11/20 11:12:03     37s] LayerId::3 widthSet size::4
[11/20 11:12:03     37s] LayerId::4 widthSet size::4
[11/20 11:12:03     37s] LayerId::5 widthSet size::4
[11/20 11:12:03     37s] LayerId::6 widthSet size::3
[11/20 11:12:03     37s] Updating RC grid for preRoute extraction ...
[11/20 11:12:03     37s] eee: pegSigSF::1.070000
[11/20 11:12:03     37s] Initializing multi-corner capacitance tables ... 
[11/20 11:12:03     37s] Initializing multi-corner resistance tables ...
[11/20 11:12:03     37s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 11:12:03     37s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 11:12:03     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.566400 newSi=0.000000 wHLS=1.416000 siPrev=0 viaL=0.000000
[11/20 11:12:03     37s] *Info: initialize multi-corner CTS.
[11/20 11:12:04     37s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=921.1M, current mem=676.0M)
[11/20 11:12:04     37s] Reading timing constraints file 'dtmf.sdc' ...
[11/20 11:12:04     37s] Current (total cpu=0:00:37.8, real=0:08:14, peak res=930.8M, current mem=930.8M)
[11/20 11:12:07     37s] Number of path exceptions in the constraint file = 9
[11/20 11:12:07     37s] INFO (CTE): Constraints read successfully.
[11/20 11:12:07     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:03.0, peak res=1035.0M, current mem=1035.0M)
[11/20 11:12:07     37s] Current (total cpu=0:00:37.9, real=0:08:17, peak res=1035.0M, current mem=1035.0M)
[11/20 11:12:07     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 11:12:08     37s] 
[11/20 11:12:08     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/20 11:12:09     37s] Summary for sequential cells identification: 
[11/20 11:12:09     37s]   Identified SBFF number: 116
[11/20 11:12:09     37s]   Identified MBFF number: 0
[11/20 11:12:09     37s]   Identified SB Latch number: 0
[11/20 11:12:09     37s]   Identified MB Latch number: 0
[11/20 11:12:09     37s]   Not identified SBFF number: 24
[11/20 11:12:09     37s]   Not identified MBFF number: 0
[11/20 11:12:09     37s]   Not identified SB Latch number: 0
[11/20 11:12:09     37s]   Not identified MB Latch number: 0
[11/20 11:12:09     37s]   Number of sequential cells which are not FFs: 38
[11/20 11:12:09     37s] Total number of combinational cells: 266
[11/20 11:12:09     37s] Total number of sequential cells: 178
[11/20 11:12:09     37s] Total number of tristate cells: 18
[11/20 11:12:09     37s] Total number of level shifter cells: 0
[11/20 11:12:09     37s] Total number of power gating cells: 0
[11/20 11:12:09     37s] Total number of isolation cells: 0
[11/20 11:12:09     37s] Total number of power switch cells: 0
[11/20 11:12:09     37s] Total number of pulse generator cells: 0
[11/20 11:12:09     37s] Total number of always on buffers: 0
[11/20 11:12:09     37s] Total number of retention cells: 0
[11/20 11:12:09     37s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/20 11:12:09     37s] Total number of usable buffers: 18
[11/20 11:12:09     37s] List of unusable buffers:
[11/20 11:12:09     37s] Total number of unusable buffers: 0
[11/20 11:12:09     37s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/20 11:12:09     37s] Total number of usable inverters: 18
[11/20 11:12:09     37s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/20 11:12:09     37s] Total number of unusable inverters: 3
[11/20 11:12:09     37s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/20 11:12:09     37s] Total number of identified usable delay cells: 4
[11/20 11:12:09     37s] List of identified unusable delay cells:
[11/20 11:12:09     37s] Total number of identified unusable delay cells: 0
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Deleting Cell Server Begin ...
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Deleting Cell Server End ...
[11/20 11:12:09     37s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.6M, current mem=1037.5M)
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 11:12:09     37s] Summary for sequential cells identification: 
[11/20 11:12:09     37s]   Identified SBFF number: 116
[11/20 11:12:09     37s]   Identified MBFF number: 0
[11/20 11:12:09     37s]   Identified SB Latch number: 0
[11/20 11:12:09     37s]   Identified MB Latch number: 0
[11/20 11:12:09     37s]   Not identified SBFF number: 24
[11/20 11:12:09     37s]   Not identified MBFF number: 0
[11/20 11:12:09     37s]   Not identified SB Latch number: 0
[11/20 11:12:09     37s]   Not identified MB Latch number: 0
[11/20 11:12:09     37s]   Number of sequential cells which are not FFs: 38
[11/20 11:12:09     37s]  Visiting view : dtmf_view_setup
[11/20 11:12:09     37s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 11:12:09     37s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 11:12:09     37s]  Visiting view : dtmf_view_hold
[11/20 11:12:09     37s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 11:12:09     37s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 11:12:09     37s] TLC MultiMap info (StdDelay):
[11/20 11:12:09     37s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 11:12:09     37s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 11:12:09     37s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 11:12:09     37s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 11:12:09     37s]  Setting StdDelay to: 52.5ps
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Deleting Cell Server Begin ...
[11/20 11:12:09     37s] 
[11/20 11:12:09     37s] TimeStamp Deleting Cell Server End ...
[11/20 11:12:11     37s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 11:12:11     37s] Type 'man IMPSYC-2' for more detail.
[11/20 11:12:11     37s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 11:12:11     37s] Type 'man IMPSYC-2' for more detail.
[11/20 11:12:11     37s] 
[11/20 11:12:11     37s] *** Summary of all messages that are not suppressed in this session:
[11/20 11:12:11     37s] Severity  ID               Count  Summary                                  
[11/20 11:12:11     37s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 11:12:11     37s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 11:12:11     37s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/20 11:12:11     37s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/20 11:12:11     37s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/20 11:12:11     37s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 11:12:11     37s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/20 11:12:11     37s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/20 11:12:11     37s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/20 11:12:11     37s] *** Message Summary: 1017 warning(s), 0 error(s)
[11/20 11:12:11     37s] 
[11/20 11:13:25     41s] <CMD> loadFPlan dtmf_blocks.fp
[11/20 11:13:26     41s] Reading floorplan file - dtmf_blocks.fp (mem = 1704.2M).
[11/20 11:13:26     41s] #% Begin Load floorplan data ... (date=11/20 11:13:26, mem=1066.1M)
[11/20 11:13:26     41s] *info: reset 6467 existing net BottomPreferredLayer and AvoidDetour
[11/20 11:13:26     41s] Deleting old partition specification.
[11/20 11:13:26     41s] Set FPlanBox to (0 0 3023920 3024240)
[11/20 11:13:26     41s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 11:13:26     41s] Type 'man IMPFP-3961' for more detail.
[11/20 11:13:26     41s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 11:13:26     41s] Type 'man IMPFP-3961' for more detail.
[11/20 11:13:26     41s] Horizontal Layer M1 offset = 560 (derived)
[11/20 11:13:26     41s] Vertical Layer M2 offset = 660 (derived)
[11/20 11:13:26     41s] Start create_tracks
[11/20 11:13:26     41s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 11:13:26     41s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 11:13:26     41s]  ... processed partition successfully.
[11/20 11:13:27     41s] There are 71 io inst loaded
[11/20 11:13:27     41s] Extracting standard cell pins and blockage ...... 
[11/20 11:13:27     41s] Pin and blockage extraction finished
[11/20 11:13:27     41s] #% End Load floorplan data ... (date=11/20 11:13:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=1069.2M, current mem=1069.2M)
[11/20 11:13:27     41s] <CMD> setDrawView fplan
[11/20 11:13:27     41s] <CMD> fit
[11/20 11:14:12     43s] <CMD> man globalNetConnect
[11/20 11:18:05     43s] <CMD> man globalNetConnect > globalNetConnect.txt
[11/20 11:21:46     54s] <CMD> setLayerPreference node_cell -isVisible 1
[11/20 11:21:47     54s] <CMD> setLayerPreference node_cell -isVisible 0
[11/20 11:21:48     54s] <CMD> setLayerPreference node_cell -isVisible 1
[11/20 11:21:49     54s] <CMD> setLayerPreference node_cell -isVisible 0
[11/20 11:21:50     54s] <CMD> setLayerPreference pinObj -isVisible 1
[11/20 11:21:52     54s] <CMD> setLayerPreference pinObj -isVisible 0
[11/20 11:21:53     54s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[11/20 11:21:54     54s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[11/20 11:21:56     54s] <CMD> setLayerPreference pinObj -isVisible 1
[11/20 11:21:58     54s] <CMD> setLayerPreference pinObj -isVisible 0
[11/20 11:21:59     54s] <CMD> setLayerPreference pinObj -isVisible 1
[11/20 11:22:01     54s] <CMD> setLayerPreference pinObj -isVisible 0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:22:18     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:22:18     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:22:19     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:22:19     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:22:19     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:22:19     55s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:22:19     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:22:19     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:22:40     56s] 
[11/20 11:22:40     56s] viaInitial starts at Thu Nov 20 11:22:40 2025
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[11/20 11:22:40     56s] Type 'man IMPPP-557' for more detail.
[11/20 11:22:40     56s] viaInitial ends at Thu Nov 20 11:22:40 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/20 11:23:19     58s] The ring targets are set to core/block ring wires.
[11/20 11:23:19     58s] addRing command will consider rows while creating rings.
[11/20 11:23:19     58s] addRing command will disallow rings to go over rows.
[11/20 11:23:19     58s] addRing command will ignore shorts while creating rings.
[11/20 11:23:19     58s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 11:23:19     58s] 
[11/20 11:23:19     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.4M)
[11/20 11:23:19     58s] Ring generation is complete.
[11/20 11:23:19     58s] vias are now being generated.
[11/20 11:23:19     58s] addRing created 8 wires.
[11/20 11:23:19     58s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 11:23:19     58s] +--------+----------------+----------------+
[11/20 11:23:19     58s] |  Layer |     Created    |     Deleted    |
[11/20 11:23:19     58s] +--------+----------------+----------------+
[11/20 11:23:19     58s] | Metal5 |        4       |       NA       |
[11/20 11:23:19     58s] |  Via56 |        8       |        0       |
[11/20 11:23:19     58s] | Metal6 |        4       |       NA       |
[11/20 11:23:19     58s] +--------+----------------+----------------+
[11/20 11:24:00     60s] <CMD> setLayerPreference node_cell -isVisible 1
[11/20 11:24:01     60s] <CMD> setLayerPreference node_cell -isVisible 0
[11/20 11:24:02     60s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[11/20 11:24:02     60s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[11/20 11:24:06     60s] <CMD> setLayerPreference obsblock -isVisible 1
[11/20 11:24:07     60s] <CMD> setLayerPreference obsblock -isVisible 0
[11/20 11:24:10     60s] <CMD> setLayerPreference obsstdCell -isVisible 1
[11/20 11:24:11     61s] <CMD> setLayerPreference obsio -isVisible 1
[11/20 11:24:11     61s] <CMD> setLayerPreference obsio -isVisible 0
[11/20 11:24:12     61s] <CMD> setLayerPreference obsoverlap -isVisible 1
[11/20 11:24:15     61s] <CMD> setLayerPreference exceptPG -isVisible 1
[11/20 11:24:16     61s] <CMD> setLayerPreference obsother -isVisible 1
[11/20 11:24:17     61s] <CMD> setLayerPreference obsother -isVisible 0
[11/20 11:24:22     61s] <CMD> setLayerPreference pinObj -isVisible 1
[11/20 11:24:27     61s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 11:25:07     63s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/20 11:25:07     63s] The ring targets are set to core/block ring wires.
[11/20 11:25:07     63s] addRing command will consider rows while creating rings.
[11/20 11:25:07     63s] addRing command will disallow rings to go over rows.
[11/20 11:25:07     63s] addRing command will ignore shorts while creating rings.
[11/20 11:25:07     63s] <CMD> addRing -nets {VDD VSS} -type block_rings -around selected -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 11:25:07     63s] 
[11/20 11:25:07     63s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1714.4M)
[11/20 11:25:07     63s] Ring generation is complete.
[11/20 11:25:07     63s] vias are now being generated.
[11/20 11:25:07     63s] addRing created 4 wires.
[11/20 11:25:07     63s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[11/20 11:25:07     63s] +--------+----------------+----------------+
[11/20 11:25:07     63s] |  Layer |     Created    |     Deleted    |
[11/20 11:25:07     63s] +--------+----------------+----------------+
[11/20 11:25:07     63s] | Metal5 |        2       |       NA       |
[11/20 11:25:07     63s] |  Via56 |        6       |        0       |
[11/20 11:25:07     63s] | Metal6 |        2       |       NA       |
[11/20 11:25:07     63s] +--------+----------------+----------------+
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingOffset 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingThreshold 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeRingLayers {}
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeWidth 10.0
[11/20 11:25:21     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/20 11:25:48     65s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/20 11:25:48     65s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:25:48     65s] 
[11/20 11:25:48     65s] Stripes will stop at the boundary of the specified area.
[11/20 11:25:48     65s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:25:48     65s] Stripes will not extend to closest target.
[11/20 11:25:48     65s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:25:48     65s] Stripes will not be created over regions without power planning wires.
[11/20 11:25:48     65s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:25:48     65s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:25:48     65s] Offset for stripe breaking is set to 0.
[11/20 11:25:49     65s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:25:49     65s] 
[11/20 11:25:49     65s] Initialize fgc environment(mem: 1719.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1719.1M)
[11/20 11:25:49     65s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1719.1M)
[11/20 11:25:49     65s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1719.1M)
[11/20 11:25:49     65s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1719.1M)
[11/20 11:25:49     65s] Starting stripe generation ...
[11/20 11:25:49     65s] Non-Default Mode Option Settings :
[11/20 11:25:49     65s]   NONE
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:25:50     65s] Stripe generation is complete.
[11/20 11:25:50     65s] vias are now being generated.
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:25:50     65s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:25:50     65s] addStripe created 18 wires.
[11/20 11:25:50     65s] ViaGen created 194 vias, deleted 0 via to avoid violation.
[11/20 11:25:50     65s] +--------+----------------+----------------+
[11/20 11:25:50     65s] |  Layer |     Created    |     Deleted    |
[11/20 11:25:50     65s] +--------+----------------+----------------+
[11/20 11:25:50     65s] |  Via34 |       46       |        0       |
[11/20 11:25:50     65s] |  Via45 |       46       |        0       |
[11/20 11:25:50     65s] |  Via56 |       102      |        0       |
[11/20 11:25:50     65s] | Metal6 |       18       |       NA       |
[11/20 11:25:50     65s] +--------+----------------+----------------+
[11/20 11:27:22     70s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[11/20 11:27:22     70s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal6(6) }
[11/20 11:27:22     70s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/20 11:27:22     70s] *** Begin SPECIAL ROUTE on Thu Nov 20 11:27:22 2025 ***
[11/20 11:27:22     70s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/FPR/work
[11/20 11:27:22     70s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.59Ghz)
[11/20 11:27:22     70s] 
[11/20 11:27:22     70s] Begin option processing ...
[11/20 11:27:22     70s] srouteConnectPowerBump set to false
[11/20 11:27:22     70s] routeSelectNet set to "VDD VSS"
[11/20 11:27:22     70s] routeSpecial set to true
[11/20 11:27:22     70s] srouteBottomLayerLimit set to 1
[11/20 11:27:22     70s] srouteBottomTargetLayerLimit set to 1
[11/20 11:27:22     70s] srouteConnectBlockPin set to false
[11/20 11:27:22     70s] srouteConnectConverterPin set to false
[11/20 11:27:22     70s] srouteConnectPadPin set to false
[11/20 11:27:22     70s] srouteConnectStripe set to false
[11/20 11:27:22     70s] srouteCrossoverViaBottomLayer set to 1
[11/20 11:27:22     70s] srouteCrossoverViaTopLayer set to 6
[11/20 11:27:22     70s] srouteFollowCorePinEnd set to 3
[11/20 11:27:22     70s] srouteFollowPadPin set to false
[11/20 11:27:22     70s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 11:27:22     70s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/20 11:27:22     70s] sroutePadPinAllPorts set to true
[11/20 11:27:22     70s] sroutePreserveExistingRoutes set to true
[11/20 11:27:22     70s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 11:27:22     70s] srouteStopBlockPin set to "nearestTarget"
[11/20 11:27:22     70s] srouteTopLayerLimit set to 6
[11/20 11:27:22     70s] srouteTopTargetLayerLimit set to 6
[11/20 11:27:22     70s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3160.00 megs.
[11/20 11:27:22     70s] 
[11/20 11:27:23     70s] Reading DB technology information...
[11/20 11:27:23     70s] Finished reading DB technology information.
[11/20 11:27:23     70s] Reading floorplan and netlist information...
[11/20 11:27:24     70s] Finished reading floorplan and netlist information.
[11/20 11:27:24     70s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/20 11:27:24     70s] Read in 479 macros, 76 used
[11/20 11:27:24     70s] Read in 141 components
[11/20 11:27:24     70s]   66 core components: 66 unplaced, 0 placed, 0 fixed
[11/20 11:27:24     70s]   67 pad components: 0 unplaced, 0 placed, 67 fixed
[11/20 11:27:24     70s]   4 block/ring components: 0 unplaced, 0 placed, 4 fixed
[11/20 11:27:24     70s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/20 11:27:24     70s] Read in 57 logical pins
[11/20 11:27:24     70s] Read in 4 blockages
[11/20 11:27:24     70s] Read in 57 nets
[11/20 11:27:24     70s] Read in 2 special nets, 2 routed
[11/20 11:27:24     70s] Read in 150 terminals
[11/20 11:27:24     70s] 2 nets selected.
[11/20 11:27:24     70s] 
[11/20 11:27:24     70s] Begin power routing ...
[11/20 11:27:24     70s] CPU time for VDD FollowPin 0 seconds
[11/20 11:27:24     70s] CPU time for VSS FollowPin 0 seconds
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (808.794983, 516.479980) (809.195007, 517.280029).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (583.140015, 960.000000) (583.539978, 960.799988).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (578.739990, 1171.680054) (579.140015, 1172.479980).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (578.739990, 990.239990) (579.140015, 991.039978).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (591.739990, 813.840027) (592.140015, 814.640015).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (591.739990, 954.960022) (592.140015, 955.760010).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (587.340027, 1166.640015) (587.739990, 1167.439941).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1157.31) (595.34, 1157.36).
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1136.40) (595.34, 1136.50).
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1146.48) (595.34, 1146.62).
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1116.24) (595.34, 1116.26).
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1126.32) (595.34, 1126.38).
[11/20 11:27:24     70s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1035.60) (595.34, 1035.85).
[11/20 11:27:24     70s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (819.395020, 350.160004) (819.794983, 350.959991).
[11/20 11:27:24     70s] Type 'man IMPPP-570' for more detail.
[11/20 11:27:24     70s]   Number of Core ports routed: 336
[11/20 11:27:24     70s]   Number of Followpin connections: 168
[11/20 11:27:24     70s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3170.00 megs.
[11/20 11:27:24     70s] 
[11/20 11:27:24     70s] 
[11/20 11:27:24     70s] 
[11/20 11:27:24     70s]  Begin updating DB with routing results ...
[11/20 11:27:24     70s]  Updating DB with 9 via definition ...
[11/20 11:27:25     70s] 
sroute post-processing starts at Thu Nov 20 11:27:25 2025
The viaGen is rebuilding shadow vias for net VSS.
[11/20 11:27:25     70s] sroute post-processing ends at Thu Nov 20 11:27:25 2025

sroute post-processing starts at Thu Nov 20 11:27:25 2025
The viaGen is rebuilding shadow vias for net VDD.
[11/20 11:27:25     70s] sroute post-processing ends at Thu Nov 20 11:27:25 2025
sroute created 567 wires.
[11/20 11:27:25     70s] ViaGen created 4591 vias, deleted 4 vias to avoid violation.
[11/20 11:27:25     70s] +--------+----------------+----------------+
[11/20 11:27:25     70s] |  Layer |     Created    |     Deleted    |
[11/20 11:27:25     70s] +--------+----------------+----------------+
[11/20 11:27:25     70s] | Metal1 |       518      |       NA       |
[11/20 11:27:25     70s] |  Via12 |       948      |        0       |
[11/20 11:27:25     70s] | Metal2 |        5       |       NA       |
[11/20 11:27:25     70s] |  Via23 |       944      |        0       |
[11/20 11:27:25     70s] |  Via34 |       935      |        1       |
[11/20 11:27:25     70s] |  Via45 |       926      |        1       |
[11/20 11:27:25     70s] | Metal5 |       44       |       NA       |
[11/20 11:27:25     70s] |  Via56 |       838      |        2       |
[11/20 11:27:25     70s] +--------+----------------+----------------+
[11/20 11:27:26     70s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[11/20 11:27:26     70s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal6(6) }
[11/20 11:27:26     70s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/20 11:27:26     70s] *** Begin SPECIAL ROUTE on Thu Nov 20 11:27:26 2025 ***
[11/20 11:27:26     70s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/FPR/work
[11/20 11:27:26     70s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.96Ghz)
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s] Begin option processing ...
[11/20 11:27:26     70s] srouteConnectPowerBump set to false
[11/20 11:27:26     70s] routeSelectNet set to "VDD VSS"
[11/20 11:27:26     70s] routeSpecial set to true
[11/20 11:27:26     70s] srouteBottomLayerLimit set to 1
[11/20 11:27:26     70s] srouteBottomTargetLayerLimit set to 1
[11/20 11:27:26     70s] srouteConnectBlockPin set to false
[11/20 11:27:26     70s] srouteConnectConverterPin set to false
[11/20 11:27:26     70s] srouteConnectPadPin set to false
[11/20 11:27:26     70s] srouteConnectStripe set to false
[11/20 11:27:26     70s] srouteCrossoverViaBottomLayer set to 1
[11/20 11:27:26     70s] srouteCrossoverViaTopLayer set to 6
[11/20 11:27:26     70s] srouteFollowCorePinEnd set to 3
[11/20 11:27:26     70s] srouteFollowPadPin set to false
[11/20 11:27:26     70s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 11:27:26     70s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/20 11:27:26     70s] sroutePadPinAllPorts set to true
[11/20 11:27:26     70s] sroutePreserveExistingRoutes set to true
[11/20 11:27:26     70s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 11:27:26     70s] srouteStopBlockPin set to "nearestTarget"
[11/20 11:27:26     70s] srouteTopLayerLimit set to 6
[11/20 11:27:26     70s] srouteTopTargetLayerLimit set to 6
[11/20 11:27:26     70s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3170.00 megs.
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s] Reading DB technology information...
[11/20 11:27:26     70s] Finished reading DB technology information.
[11/20 11:27:26     70s] Reading floorplan and netlist information...
[11/20 11:27:26     70s] Finished reading floorplan and netlist information.
[11/20 11:27:26     70s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/20 11:27:26     70s] Read in 479 macros, 76 used
[11/20 11:27:26     70s] Read in 141 components
[11/20 11:27:26     70s]   66 core components: 66 unplaced, 0 placed, 0 fixed
[11/20 11:27:26     70s]   67 pad components: 0 unplaced, 0 placed, 67 fixed
[11/20 11:27:26     70s]   4 block/ring components: 0 unplaced, 0 placed, 4 fixed
[11/20 11:27:26     70s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/20 11:27:26     70s] Read in 57 logical pins
[11/20 11:27:26     70s] Read in 4 blockages
[11/20 11:27:26     70s] Read in 57 nets
[11/20 11:27:26     70s] Read in 2 special nets, 2 routed
[11/20 11:27:26     70s] Read in 150 terminals
[11/20 11:27:26     70s] 2 nets selected.
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s] Begin power routing ...
[11/20 11:27:26     70s] CPU time for VDD FollowPin 0 seconds
[11/20 11:27:26     70s] CPU time for VSS FollowPin 0 seconds
[11/20 11:27:26     70s]   Number of Core ports routed: 0
[11/20 11:27:26     70s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3170.00 megs.
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s] 
[11/20 11:27:26     70s]  Begin updating DB with routing results ...
[11/20 11:27:26     70s]  Updating DB with 0 via definition ...
[11/20 11:27:26     70s] sroute created 0 wire.
[11/20 11:27:26     70s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/20 11:27:29     71s] <CMD> zoomBox 442.12200 331.93050 1142.87650 959.25550
[11/20 11:27:30     71s] <CMD> zoomBox 541.74150 411.17350 1048.03700 864.41600
[11/20 11:27:30     71s] <CMD> zoomBox 665.71800 509.79100 930.00800 746.38700
[11/20 11:27:30     71s] <CMD> zoomBox 686.02700 525.94600 910.67350 727.05250
[11/20 11:27:31     71s] <CMD> zoomBox 717.96250 551.34900 880.27000 696.64900
[11/20 11:27:32     71s] <CMD> zoomBox 741.03600 569.70300 858.30350 674.68250
[11/20 11:27:32     71s] <CMD> zoomBox 757.70650 582.96350 842.43250 658.81150
[11/20 11:27:34     71s] <CMD> zoomBox 769.75100 592.54400 830.96600 647.34450
[11/20 11:27:34     71s] <CMD> zoomBox 778.45350 599.46650 822.68150 639.06000
[11/20 11:27:36     71s] <CMD> zoomBox 784.74100 604.46800 816.69600 633.07450
[11/20 11:27:38     71s] <CMD> zoomBox 781.85200 602.17000 819.44650 635.82500
[11/20 11:27:39     71s] <CMD> zoomBox 787.19650 606.42150 814.35900 630.73750
[11/20 11:27:41     71s] <CMD> zoomBox 781.85200 602.17000 819.44750 635.82600
[11/20 11:27:41     71s] <CMD> zoomBox 774.45450 596.28550 826.48950 642.86800
[11/20 11:27:41     71s] <CMD> zoomBox 769.75000 592.54350 830.96800 647.34650
[11/20 11:27:42     71s] <CMD> zoomBox 757.70450 582.96150 842.43550 658.81400
[11/20 11:27:43     71s] <CMD> panPage 1 0
[11/20 11:27:45     71s] <CMD> zoomBox 766.36800 569.53150 883.64300 674.51750
[11/20 11:27:45     71s] <CMD> zoomBox 755.71250 560.99100 893.68300 684.50400
[11/20 11:27:45     71s] <CMD> panPage 1 0
[11/20 11:27:46     71s] <CMD> panPage 1 0
[11/20 11:27:46     71s] <CMD> panPage 1 0
[11/20 11:27:47     71s] <CMD> zoomBox 852.60050 539.12200 1043.56350 710.07450
[11/20 11:27:48     71s] <CMD> zoomBox 729.32800 440.31750 1159.71200 825.60300
[11/20 11:27:48     71s] <CMD> zoomBox 644.21700 372.10050 1239.90400 905.36750
[11/20 11:27:49     72s] <CMD> zoomBox 526.41650 277.68250 1350.89650 1015.76800
[11/20 11:27:49     72s] <CMD> zoomBox 363.37100 147.00000 1504.51950 1168.57150
[11/20 11:27:50     72s] <CMD> zoomBox 259.68550 63.89550 1602.21300 1265.74400
[11/20 11:27:52     72s] <CMD> zoomBox 176.93300 -24.06750 1756.37750 1389.87250
[11/20 11:27:56     72s] <CMD> fit
[11/20 11:27:57     72s] <CMD> zoomBox 29.73800 166.52050 1372.16350 1368.27800
[11/20 11:27:58     72s] <CMD> zoomBox 288.73000 491.66100 989.48500 1118.98650
[11/20 11:27:59     72s] <CMD> zoomBox 430.42550 692.72200 796.22450 1020.19000
[11/20 11:28:00     72s] <CMD> zoomBox 473.36650 754.04750 737.65650 990.64350
[11/20 11:28:01     72s] <CMD> zoomBox 490.13650 777.99750 714.78350 979.10450
[11/20 11:28:05     72s] <CMD> zoomBox 516.50800 815.65900 678.81550 960.95900
[11/20 11:28:05     72s] <CMD> zoomBox 526.80700 830.36750 664.76850 953.87250
[11/20 11:28:06     72s] <CMD> zoomBox 516.50800 815.65900 678.81550 960.95900
[11/20 11:28:06     72s] <CMD> zoomBox 504.39150 798.35500 695.34150 969.29600
[11/20 11:28:07     72s] <CMD> zoomBox 490.13650 777.99700 714.78400 979.10450
[11/20 11:28:07     72s] <CMD> zoomBox 453.63600 725.86900 764.56750 1004.21900
[11/20 11:28:08     72s] <CMD> zoomBox 430.42400 692.71950 796.22600 1020.19050
[11/20 11:28:08     72s] <CMD> zoomBox 403.11600 653.72050 833.47150 1038.98050
[11/20 11:28:09     72s] <CMD> zoomBox 370.98900 607.83850 877.29000 1061.08600
[11/20 11:28:09     72s] <CMD> zoomBox 333.19250 553.86000 928.84100 1087.09250
[11/20 11:28:10     72s] <CMD> zoomBox 288.72600 490.35600 989.48900 1117.68850
[11/20 11:28:12     73s] <CMD> zoomBox 236.41250 415.64550 1060.84000 1153.68400
[11/20 11:28:13     73s] <CMD> zoomBox 288.72550 490.35550 989.48900 1117.68850
[11/20 11:28:13     73s] <CMD> zoomBox 333.19200 553.85950 928.84100 1087.09250
[11/20 11:28:13     73s] <CMD> zoomBox 370.98800 607.83750 877.29000 1061.08600
[11/20 11:28:14     73s] <CMD> zoomBox 403.11450 653.71900 833.47150 1038.98050
[11/20 11:28:15     73s] <CMD> zoomBox 453.63400 725.86750 764.56700 1004.21900
[11/20 11:28:15     73s] <CMD> zoomBox 473.36350 754.04450 737.65700 990.64350
[11/20 11:28:15     73s] <CMD> zoomBox 490.13400 777.99450 714.78350 979.10400
[11/20 11:28:16     73s] <CMD> zoomBox 516.50500 815.65650 678.81500 960.95850
[11/20 11:28:17     73s] <CMD> zoomBox 535.55850 842.86750 652.82750 947.84850
[11/20 11:28:18     73s] <CMD> zoomBox 526.80400 830.36500 664.76750 953.87200
[11/20 11:28:18     73s] <CMD> zoomBox 403.11200 653.71700 833.47150 1038.98050
[11/20 11:28:19     73s] <CMD> zoomBox 370.98450 607.83500 877.29000 1061.08650
[11/20 11:28:19     73s] <CMD> zoomBox 288.72100 490.35200 989.49000 1117.69000
[11/20 11:28:19     73s] <CMD> zoomBox 174.86150 327.74550 1144.78450 1196.03350
[11/20 11:28:21     73s] <CMD> zoomBox 102.45500 224.33900 1243.54100 1245.85450
[11/20 11:30:08     78s] <CMD> deleteAllFPObjects
[11/20 11:30:09     78s] There is no pin guide defined.
[11/20 11:30:09     78s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[11/20 11:30:09     78s] There is no pin blockage which matches the wildcard name [*].
[11/20 11:30:11     78s] <CMD> fit
[11/20 11:30:21     79s] <CMD> zoomBox -934.64950 -646.92300 2090.84000 2061.53600
[11/20 11:30:22     79s] <CMD> zoomBox -1282.76150 -908.00700 2276.63800 2278.41550
[11/20 11:30:23     79s] <CMD> zoomBox -638.75450 -425.00200 1932.91200 1877.18850
[11/20 11:30:24     79s] <CMD> zoomBox -385.74650 -234.37250 1800.17000 1722.48950
[11/20 11:30:27     79s] <CMD> zoomBox -170.69000 -71.91350 1687.33950 1591.41950
[11/20 11:30:30     79s] <CMD> zoomBox -2.31350 64.73450 1577.01150 1478.56750
[11/20 11:30:31     79s] <CMD> uiSetTool ruler
[11/20 11:30:40     80s] <CMD> zoomBox 548.48550 393.84650 1372.90350 1131.87650
[11/20 11:30:40     80s] <CMD> zoomBox 638.71300 447.75900 1339.46800 1075.08450
[11/20 11:30:41     80s] <CMD> zoomBox 780.59550 532.53600 1286.89150 985.77900
[11/20 11:30:43     80s] <CMD> zoomBox 442.33500 330.41950 1412.23950 1198.69100
[11/20 11:30:43     80s] <CMD> zoomBox 170.53200 168.01200 1512.96100 1369.77250
[11/20 11:30:45     80s] <CMD> uiSetTool ruler
[11/20 11:30:58     80s] <CMD> getIoFlowFlag
[11/20 11:31:15     81s] <CMD> loadFPlan dtmf_blocks.fp
[11/20 11:31:15     81s] Reading floorplan file - dtmf_blocks.fp (mem = 1731.4M).
[11/20 11:31:15     81s] #% Begin Load floorplan data ... (date=11/20 11:31:15, mem=1112.7M)
[11/20 11:31:15     81s] *info: reset 6467 existing net BottomPreferredLayer and AvoidDetour
[11/20 11:31:15     81s] Deleting old partition specification.
[11/20 11:31:16     81s]  ... processed partition successfully.
[11/20 11:31:16     81s] There are 71 io inst loaded
[11/20 11:31:16     81s] #% End Load floorplan data ... (date=11/20 11:31:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=1113.8M, current mem=1113.8M)
[11/20 11:31:16     81s] <CMD> setDrawView fplan
[11/20 11:31:16     81s] <CMD> fit
[11/20 11:31:21     81s] <CMD> getIoFlowFlag
[11/20 11:31:38     82s] <CMD> setAddRingMode -reset
[11/20 11:32:13     84s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/20 11:32:13     84s] The ring targets are set to core/block ring wires.
[11/20 11:32:13     84s] addRing command will consider rows while creating rings.
[11/20 11:32:13     84s] addRing command will disallow rings to go over rows.
[11/20 11:32:13     84s] addRing command will ignore shorts while creating rings.
[11/20 11:32:13     84s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 11:32:14     84s] 
[11/20 11:32:15     84s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1729.5M)
[11/20 11:32:16     84s] Ring generation is complete.
[11/20 11:32:16     84s] vias are now being generated.
[11/20 11:32:16     84s] addRing created 8 wires.
[11/20 11:32:16     84s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 11:32:16     84s] +--------+----------------+----------------+
[11/20 11:32:16     84s] |  Layer |     Created    |     Deleted    |
[11/20 11:32:16     84s] +--------+----------------+----------------+
[11/20 11:32:16     84s] | Metal5 |        4       |       NA       |
[11/20 11:32:16     84s] |  Via56 |        8       |        0       |
[11/20 11:32:16     84s] | Metal6 |        4       |       NA       |
[11/20 11:32:16     84s] +--------+----------------+----------------+
[11/20 11:35:16     93s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  cover  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/20 11:35:17     93s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:35:17     93s] 
[11/20 11:35:17     93s] Stripes will stop at the boundary of the specified area.
[11/20 11:35:17     93s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:35:17     93s] Stripes will not extend to closest target.
[11/20 11:35:17     93s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:35:17     93s] Stripes will not be created over regions without power planning wires.
[11/20 11:35:17     93s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:35:17     93s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:35:17     93s] Offset for stripe breaking is set to 0.
[11/20 11:35:17     93s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width pin_width -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:35:17     93s] 
[11/20 11:35:17     93s] Initialize fgc environment(mem: 1731.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.5M)
[11/20 11:35:17     93s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.5M)
[11/20 11:35:17     93s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.5M)
[11/20 11:35:17     93s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.5M)
[11/20 11:35:17     93s] **ERROR: (IMPPP-344):	You can only specify pin_width for stripes over aligned pins.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  cover  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/20 11:35:55     95s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:35:55     95s] 
[11/20 11:35:55     95s] Stripes will stop at the boundary of the specified area.
[11/20 11:35:55     95s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:35:55     95s] Stripes will not extend to closest target.
[11/20 11:35:55     95s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:35:55     95s] Stripes will not be created over regions without power planning wires.
[11/20 11:35:55     95s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:35:55     95s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:35:55     95s] Offset for stripe breaking is set to 0.
[11/20 11:35:55     95s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:35:55     95s] 
[11/20 11:35:55     95s] Initialize fgc environment(mem: 1733.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:35:55     95s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:35:55     95s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:35:55     95s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:35:55     95s] Starting stripe generation ...
[11/20 11:35:55     95s] Non-Default Mode Option Settings :
[11/20 11:35:55     95s]   NONE
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:35:55     95s] Stripe generation is complete.
[11/20 11:35:55     95s] vias are now being generated.
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:35:55     95s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:35:55     95s] addStripe created 24 wires.
[11/20 11:35:55     95s] ViaGen created 192 vias, deleted 0 via to avoid violation.
[11/20 11:35:55     95s] +--------+----------------+----------------+
[11/20 11:35:55     95s] |  Layer |     Created    |     Deleted    |
[11/20 11:35:55     95s] +--------+----------------+----------------+
[11/20 11:35:55     95s] |  Via34 |       46       |        0       |
[11/20 11:35:55     95s] |  Via45 |       46       |        0       |
[11/20 11:35:55     95s] |  Via56 |       100      |        0       |
[11/20 11:35:55     95s] | Metal6 |       24       |       NA       |
[11/20 11:35:55     95s] +--------+----------------+----------------+
[11/20 11:35:59     95s] <CMD> undo
[11/20 11:36:15     96s] <CMD> setAddStripeMode -reset
[11/20 11:36:29     96s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:36:29     96s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:36:29     96s] 
[11/20 11:36:29     96s] Stripes will stop at the boundary of the specified area.
[11/20 11:36:29     96s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:36:29     96s] Stripes will not extend to closest target.
[11/20 11:36:29     96s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:36:29     96s] Stripes will not be created over regions without power planning wires.
[11/20 11:36:29     96s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:36:29     96s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:36:29     96s] Offset for stripe breaking is set to 0.
[11/20 11:36:29     96s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:36:29     96s] 
[11/20 11:36:29     96s] Initialize fgc environment(mem: 1733.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:36:29     96s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:36:29     96s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:36:29     96s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:36:29     96s] Starting stripe generation ...
[11/20 11:36:29     96s] Non-Default Mode Option Settings :
[11/20 11:36:29     96s]   NONE
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.84, 951.28) (653.08, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.84, 951.28) (653.08, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (752.12, 951.28) (752.36, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (752.12, 951.28) (752.36, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:36:29     96s] Stripe generation is complete.
[11/20 11:36:29     96s] vias are now being generated.
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.84, 951.28) (653.08, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (752.12, 951.28) (752.36, 959.28).
[11/20 11:36:29     96s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:36:29     96s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[11/20 11:36:29     96s] To increase the message display limit, refer to the product command reference manual.
[11/20 11:36:29     96s] addStripe created 56 wires.
[11/20 11:36:29     96s] ViaGen created 362 vias, deleted 0 via to avoid violation.
[11/20 11:36:29     96s] +--------+----------------+----------------+
[11/20 11:36:29     96s] |  Layer |     Created    |     Deleted    |
[11/20 11:36:29     96s] +--------+----------------+----------------+
[11/20 11:36:29     96s] | Metal1 |       56       |       NA       |
[11/20 11:36:29     96s] |  Via12 |       100      |        0       |
[11/20 11:36:29     96s] |  Via23 |       100      |        0       |
[11/20 11:36:29     96s] |  Via34 |       81       |        0       |
[11/20 11:36:29     96s] |  Via45 |       81       |        0       |
[11/20 11:36:29     96s] +--------+----------------+----------------+
[11/20 11:36:34     97s] <CMD> undo
[11/20 11:50:11    135s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:50:12    135s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:50:12    135s] 
[11/20 11:50:12    135s] Stripes will stop at the boundary of the specified area.
[11/20 11:50:12    135s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:50:12    135s] Stripes will not extend to closest target.
[11/20 11:50:12    135s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:50:12    135s] Stripes will not be created over regions without power planning wires.
[11/20 11:50:12    135s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:50:12    135s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:50:12    135s] Offset for stripe breaking is set to 0.
[11/20 11:50:12    135s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:50:12    135s] 
[11/20 11:50:12    135s] Initialize fgc environment(mem: 1733.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:50:12    135s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:50:12    135s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:50:12    135s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.6M)
[11/20 11:50:12    135s] Starting stripe generation ...
[11/20 11:50:12    135s] Non-Default Mode Option Settings :
[11/20 11:50:12    135s]   NONE
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:50:12    135s] Stripe generation is complete.
[11/20 11:50:12    135s] vias are now being generated.
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:50:12    135s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:50:12    135s] addStripe created 24 wires.
[11/20 11:50:12    135s] ViaGen created 190 vias, deleted 0 via to avoid violation.
[11/20 11:50:12    135s] +--------+----------------+----------------+
[11/20 11:50:12    135s] |  Layer |     Created    |     Deleted    |
[11/20 11:50:12    135s] +--------+----------------+----------------+
[11/20 11:50:12    135s] |  Via34 |       45       |        0       |
[11/20 11:50:12    135s] |  Via45 |       45       |        0       |
[11/20 11:50:12    135s] |  Via56 |       100      |        0       |
[11/20 11:50:12    135s] | Metal6 |       24       |       NA       |
[11/20 11:50:12    135s] +--------+----------------+----------------+
[11/20 11:50:17    135s] <CMD> undo
[11/20 11:50:44    136s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:50:44    136s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:50:44    136s] 
[11/20 11:50:44    136s] Stripes will stop at the boundary of the specified area.
[11/20 11:50:44    136s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:50:44    136s] Stripes will not extend to closest target.
[11/20 11:50:44    136s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:50:44    136s] Stripes will not be created over regions without power planning wires.
[11/20 11:50:44    136s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:50:44    136s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:50:44    136s] Offset for stripe breaking is set to 0.
[11/20 11:50:44    136s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:50:44    136s] 
[11/20 11:50:44    136s] Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:44    136s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:44    136s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:44    136s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:44    136s] Starting stripe generation ...
[11/20 11:50:44    136s] Non-Default Mode Option Settings :
[11/20 11:50:44    136s]   NONE
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:50:44    136s] Stripe generation is complete.
[11/20 11:50:44    136s] vias are now being generated.
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:50:44    136s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:50:44    136s] addStripe created 24 wires.
[11/20 11:50:44    136s] ViaGen created 190 vias, deleted 0 via to avoid violation.
[11/20 11:50:44    136s] +--------+----------------+----------------+
[11/20 11:50:44    136s] |  Layer |     Created    |     Deleted    |
[11/20 11:50:44    136s] +--------+----------------+----------------+
[11/20 11:50:44    136s] |  Via34 |       45       |        0       |
[11/20 11:50:44    136s] |  Via45 |       45       |        0       |
[11/20 11:50:44    136s] |  Via56 |       100      |        0       |
[11/20 11:50:44    136s] | Metal6 |       24       |       NA       |
[11/20 11:50:44    136s] +--------+----------------+----------------+
[11/20 11:50:46    136s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:50:46    136s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:50:46    136s] 
[11/20 11:50:46    136s] Stripes will stop at the boundary of the specified area.
[11/20 11:50:46    136s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:50:46    136s] Stripes will not extend to closest target.
[11/20 11:50:46    136s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:50:46    136s] Stripes will not be created over regions without power planning wires.
[11/20 11:50:46    136s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:50:46    136s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:50:46    136s] Offset for stripe breaking is set to 0.
[11/20 11:50:46    136s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:50:46    136s] 
[11/20 11:50:46    136s] Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:46    136s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:46    136s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:46    136s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[11/20 11:50:46    136s] Starting stripe generation ...
[11/20 11:50:46    136s] Non-Default Mode Option Settings :
[11/20 11:50:46    136s]   NONE
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (339.279999, 286.119995) (339.279999, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (439.279999, 286.119995) (439.279999, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (439.279999, 636.340027) (439.279999, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (539.280029, 286.119995) (539.280029, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (539.280029, 636.340027) (539.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (639.280029, 286.119995) (639.280029, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (639.280029, 636.340027) (639.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (739.280029, 286.119995) (739.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (839.280029, 286.119995) (839.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (939.280029, 286.119995) (939.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1039.280029, 286.119995) (1039.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1139.280029, 286.119995) (1139.280029, 1226.219971) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (349.079987, 276.320007) (349.079987, 1236.020020) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (449.079987, 276.320007) (449.079987, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (449.079987, 636.340027) (449.079987, 1236.020020) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (549.080017, 276.320007) (549.080017, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (549.080017, 636.340027) (549.080017, 1236.020020) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (649.080017, 276.320007) (649.080017, 354.540009) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (649.080017, 636.340027) (649.080017, 1236.020020) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (749.080017, 276.320007) (749.080017, 1236.020020) because same wire already exists.
[11/20 11:50:46    136s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[11/20 11:50:46    136s] To increase the message display limit, refer to the product command reference manual.
[11/20 11:50:46    136s] Stripe generation is complete.
[11/20 11:50:48    136s] <CMD> undo
[11/20 11:50:48    136s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 11:50:51    136s] <CMD> undo
[11/20 11:50:51    136s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 11:50:52    136s] <CMD> undo
[11/20 11:50:52    136s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 11:50:53    136s] <CMD> undo
[11/20 11:50:53    136s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 11:50:57    136s] <CMD> uiSetTool select
[11/20 11:50:59    137s] <CMD> uiSetTool select
[11/20 11:51:14    137s] <CMD> setLayerPreference powerNet -isVisible 0
[11/20 11:51:14    137s] <CMD> setLayerPreference powerNet -isVisible 1
[11/20 11:51:15    137s] <CMD> setLayerPreference powerNet -isVisible 0
[11/20 11:51:16    137s] <CMD> setLayerPreference powerNet -isVisible 1
[11/20 11:51:43    138s] <CMD> deleteAllFPObjects
[11/20 11:51:43    138s] There is no pin guide defined.
[11/20 11:51:43    138s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[11/20 11:51:43    138s] There is no pin blockage which matches the wildcard name [*].
[11/20 11:51:56    139s] <CMD> loadFPlan dtmf_blocks.fp
[11/20 11:51:56    139s] Reading floorplan file - dtmf_blocks.fp (mem = 1731.6M).
[11/20 11:51:56    139s] #% Begin Load floorplan data ... (date=11/20 11:51:56, mem=1060.5M)
[11/20 11:51:56    139s] *info: reset 6467 existing net BottomPreferredLayer and AvoidDetour
[11/20 11:51:56    139s] Deleting old partition specification.
[11/20 11:51:57    139s]  ... processed partition successfully.
[11/20 11:51:57    139s] There are 71 io inst loaded
[11/20 11:51:57    139s] #% End Load floorplan data ... (date=11/20 11:51:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1061.8M, current mem=1061.8M)
[11/20 11:51:57    139s] <CMD> setDrawView fplan
[11/20 11:51:57    139s] <CMD> fit
[11/20 11:52:14    140s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/20 11:52:14    140s] The ring targets are set to core/block ring wires.
[11/20 11:52:14    140s] addRing command will consider rows while creating rings.
[11/20 11:52:14    140s] addRing command will disallow rings to go over rows.
[11/20 11:52:14    140s] addRing command will ignore shorts while creating rings.
[11/20 11:52:14    140s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 11:52:14    140s] 
[11/20 11:52:14    140s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:52:14    140s] Ring generation is complete.
[11/20 11:52:14    140s] vias are now being generated.
[11/20 11:52:14    140s] addRing created 8 wires.
[11/20 11:52:14    140s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 11:52:14    140s] +--------+----------------+----------------+
[11/20 11:52:14    140s] |  Layer |     Created    |     Deleted    |
[11/20 11:52:14    140s] +--------+----------------+----------------+
[11/20 11:52:14    140s] | Metal5 |        4       |       NA       |
[11/20 11:52:14    140s] |  Via56 |        8       |        0       |
[11/20 11:52:14    140s] | Metal6 |        4       |       NA       |
[11/20 11:52:14    140s] +--------+----------------+----------------+
[11/20 11:52:28    141s] <CMD> deselectAll
[11/20 11:52:28    141s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 11:53:04    142s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/20 11:53:04    142s] The ring targets are set to core/block ring wires.
[11/20 11:53:04    142s] addRing command will consider rows while creating rings.
[11/20 11:53:04    142s] addRing command will disallow rings to go over rows.
[11/20 11:53:04    142s] addRing command will ignore shorts while creating rings.
[11/20 11:53:04    142s] <CMD> addRing -nets {VDD VSS} -type block_rings -around selected -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 11:53:04    142s] 
[11/20 11:53:04    142s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:53:04    142s] Ring generation is complete.
[11/20 11:53:04    142s] vias are now being generated.
[11/20 11:53:04    142s] addRing created 4 wires.
[11/20 11:53:04    142s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[11/20 11:53:04    142s] +--------+----------------+----------------+
[11/20 11:53:04    142s] |  Layer |     Created    |     Deleted    |
[11/20 11:53:04    142s] +--------+----------------+----------------+
[11/20 11:53:04    142s] | Metal5 |        2       |       NA       |
[11/20 11:53:04    142s] |  Via56 |        6       |        0       |
[11/20 11:53:04    142s] | Metal6 |        2       |       NA       |
[11/20 11:53:04    142s] +--------+----------------+----------------+
[11/20 11:56:15    152s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:56:15    152s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:56:15    152s] 
[11/20 11:56:15    152s] Stripes will stop at the boundary of the specified area.
[11/20 11:56:15    152s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:56:15    152s] Stripes will not extend to closest target.
[11/20 11:56:15    152s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:56:15    152s] Stripes will not be created over regions without power planning wires.
[11/20 11:56:15    152s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:56:15    152s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:56:15    152s] Offset for stripe breaking is set to 0.
[11/20 11:56:15    152s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:56:15    152s] 
[11/20 11:56:15    152s] Initialize fgc environment(mem: 1731.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:56:15    152s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:56:15    152s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:56:15    152s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.7M)
[11/20 11:56:15    152s] Starting stripe generation ...
[11/20 11:56:15    152s] Non-Default Mode Option Settings :
[11/20 11:56:15    152s]   NONE
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:56:15    152s] Stripe generation is complete.
[11/20 11:56:15    152s] vias are now being generated.
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:56:15    152s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:56:15    152s] addStripe created 23 wires.
[11/20 11:56:15    152s] ViaGen created 191 vias, deleted 0 via to avoid violation.
[11/20 11:56:15    152s] +--------+----------------+----------------+
[11/20 11:56:15    152s] |  Layer |     Created    |     Deleted    |
[11/20 11:56:15    152s] +--------+----------------+----------------+
[11/20 11:56:15    152s] |  Via34 |       46       |        0       |
[11/20 11:56:15    152s] |  Via45 |       46       |        0       |
[11/20 11:56:15    152s] | Metal5 |        4       |       NA       |
[11/20 11:56:15    152s] |  Via56 |       99       |        0       |
[11/20 11:56:15    152s] | Metal6 |       19       |       NA       |
[11/20 11:56:15    152s] +--------+----------------+----------------+
[11/20 11:56:17    152s] <CMD> undo
[11/20 11:56:32    153s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  block  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 11:56:32    153s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:56:32    153s] 
[11/20 11:56:32    153s] Stripes will stop at the boundary of the specified area.
[11/20 11:56:32    153s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:56:32    153s] Stripes will not extend to closest target.
[11/20 11:56:32    153s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:56:32    153s] Stripes will not be created over regions without power planning wires.
[11/20 11:56:32    153s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:56:32    153s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:56:32    153s] Offset for stripe breaking is set to 0.
[11/20 11:56:32    153s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:56:32    153s] 
[11/20 11:56:32    153s] Initialize fgc environment(mem: 1731.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:56:32    153s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:56:32    153s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:56:32    153s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:56:32    153s] Starting stripe generation ...
[11/20 11:56:32    153s] Non-Default Mode Option Settings :
[11/20 11:56:32    153s]   NONE
[11/20 11:56:32    153s] Stripe generation is complete.
[11/20 11:56:32    153s] vias are now being generated.
[11/20 11:56:32    153s] addStripe created 23 wires.
[11/20 11:56:32    153s] ViaGen created 35 vias, deleted 0 via to avoid violation.
[11/20 11:56:32    153s] +--------+----------------+----------------+
[11/20 11:56:32    153s] |  Layer |     Created    |     Deleted    |
[11/20 11:56:32    153s] +--------+----------------+----------------+
[11/20 11:56:32    153s] | Metal5 |        4       |       NA       |
[11/20 11:56:32    153s] |  Via56 |       35       |        0       |
[11/20 11:56:32    153s] | Metal6 |       19       |       NA       |
[11/20 11:56:32    153s] +--------+----------------+----------------+
[11/20 11:56:34    153s] <CMD> undo
[11/20 11:56:39    153s] <CMD> redo
[11/20 11:56:42    153s] <CMD> zoomBox 7.72650 145.17550 1350.15250 1346.93350
[11/20 11:56:43    153s] <CMD> zoomBox 82.48900 229.83700 1223.55100 1251.33100
[11/20 11:56:43    153s] <CMD> zoomBox 146.03700 301.79900 1115.94000 1170.06900
[11/20 11:56:44    153s] <CMD> zoomBox 200.05300 362.96700 1024.47050 1100.99650
[11/20 11:56:44    153s] <CMD> zoomBox 245.96650 414.95950 946.72150 1042.28500
[11/20 11:56:44    153s] <CMD> zoomBox 284.99300 459.15350 880.63500 992.38000
[11/20 11:56:49    153s] <CMD> zoomBox 199.75650 363.26200 1024.17550 1101.29300
[11/20 11:56:50    153s] <CMD> zoomBox 145.55200 302.28200 1115.45700 1170.55400
[11/20 11:56:55    154s] <CMD> undo
[11/20 11:56:58    154s] <CMD> zoomBox 8.20500 62.28600 1350.63400 1264.04650
[11/20 11:57:20    155s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  block  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/20 11:57:20    155s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:57:20    155s] 
[11/20 11:57:20    155s] Stripes will stop at the boundary of the specified area.
[11/20 11:57:20    155s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:57:20    155s] Stripes will not extend to closest target.
[11/20 11:57:20    155s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:57:20    155s] Stripes will not be created over regions without power planning wires.
[11/20 11:57:20    155s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:57:20    155s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:57:20    155s] Offset for stripe breaking is set to 0.
[11/20 11:57:20    155s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:57:20    155s] 
[11/20 11:57:20    155s] Initialize fgc environment(mem: 1731.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:57:20    155s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:57:20    155s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:57:20    155s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:57:20    155s] Starting stripe generation ...
[11/20 11:57:20    155s] Non-Default Mode Option Settings :
[11/20 11:57:20    155s]   NONE
[11/20 11:57:20    155s] Stripe generation is complete.
[11/20 11:57:20    155s] vias are now being generated.
[11/20 11:57:20    155s] addStripe created 18 wires.
[11/20 11:57:20    155s] ViaGen created 38 vias, deleted 0 via to avoid violation.
[11/20 11:57:20    155s] +--------+----------------+----------------+
[11/20 11:57:20    155s] |  Layer |     Created    |     Deleted    |
[11/20 11:57:20    155s] +--------+----------------+----------------+
[11/20 11:57:20    155s] |  Via56 |       38       |        0       |
[11/20 11:57:20    155s] | Metal6 |       18       |       NA       |
[11/20 11:57:20    155s] +--------+----------------+----------------+
[11/20 11:57:25    155s] <CMD> deselectAll
[11/20 11:57:26    155s] <CMD> undo
[11/20 11:58:01    157s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  blockwire  noshape   }
[11/20 11:58:01    157s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:58:01    157s] 
[11/20 11:58:01    157s] Stripes will stop at the boundary of the specified area.
[11/20 11:58:01    157s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:58:01    157s] Stripes will not extend to closest target.
[11/20 11:58:01    157s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:58:01    157s] Stripes will not be created over regions without power planning wires.
[11/20 11:58:01    157s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:58:01    157s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:58:01    157s] Offset for stripe breaking is set to 0.
[11/20 11:58:01    157s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:58:01    157s] 
[11/20 11:58:01    157s] Initialize fgc environment(mem: 1731.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:01    157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:01    157s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:01    157s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:01    157s] Starting stripe generation ...
[11/20 11:58:01    157s] Non-Default Mode Option Settings :
[11/20 11:58:01    157s]   NONE
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:58:01    157s] Stripe generation is complete.
[11/20 11:58:01    157s] vias are now being generated.
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:58:01    157s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:58:01    157s] addStripe created 23 wires.
[11/20 11:58:01    157s] ViaGen created 191 vias, deleted 0 via to avoid violation.
[11/20 11:58:01    157s] +--------+----------------+----------------+
[11/20 11:58:01    157s] |  Layer |     Created    |     Deleted    |
[11/20 11:58:01    157s] +--------+----------------+----------------+
[11/20 11:58:01    157s] |  Via34 |       46       |        0       |
[11/20 11:58:01    157s] |  Via45 |       46       |        0       |
[11/20 11:58:01    157s] | Metal5 |        4       |       NA       |
[11/20 11:58:01    157s] |  Via56 |       99       |        0       |
[11/20 11:58:01    157s] | Metal6 |       19       |       NA       |
[11/20 11:58:01    157s] +--------+----------------+----------------+
[11/20 11:58:06    157s] <CMD> undo
[11/20 11:58:15    158s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  blockwire  noshape   }
[11/20 11:58:15    158s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 11:58:15    158s] 
[11/20 11:58:15    158s] Stripes will stop at the boundary of the specified area.
[11/20 11:58:15    158s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 11:58:15    158s] Stripes will not extend to closest target.
[11/20 11:58:15    158s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 11:58:15    158s] Stripes will not be created over regions without power planning wires.
[11/20 11:58:15    158s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 11:58:15    158s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 11:58:15    158s] Offset for stripe breaking is set to 0.
[11/20 11:58:15    158s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 11:58:15    158s] 
[11/20 11:58:15    158s] Initialize fgc environment(mem: 1731.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:15    158s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:15    158s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:15    158s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.8M)
[11/20 11:58:15    158s] Starting stripe generation ...
[11/20 11:58:15    158s] Non-Default Mode Option Settings :
[11/20 11:58:15    158s]   NONE
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:58:15    158s] Stripe generation is complete.
[11/20 11:58:15    158s] vias are now being generated.
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 11:58:15    158s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 11:58:15    158s] addStripe created 23 wires.
[11/20 11:58:15    158s] ViaGen created 191 vias, deleted 0 via to avoid violation.
[11/20 11:58:15    158s] +--------+----------------+----------------+
[11/20 11:58:15    158s] |  Layer |     Created    |     Deleted    |
[11/20 11:58:15    158s] +--------+----------------+----------------+
[11/20 11:58:15    158s] |  Via34 |       46       |        0       |
[11/20 11:58:15    158s] |  Via45 |       46       |        0       |
[11/20 11:58:15    158s] | Metal5 |        4       |       NA       |
[11/20 11:58:15    158s] |  Via56 |       99       |        0       |
[11/20 11:58:15    158s] | Metal6 |       19       |       NA       |
[11/20 11:58:15    158s] +--------+----------------+----------------+
[11/20 11:58:21    158s] <CMD> undo
[11/20 11:58:57    160s] <CMD> setAddStripeMode -reset
[11/20 12:00:57    166s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  noshape   }
[11/20 12:00:57    166s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 12:00:57    166s] 
[11/20 12:00:57    166s] Stripes will stop at the boundary of the specified area.
[11/20 12:00:57    166s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 12:00:57    166s] Stripes will not extend to closest target.
[11/20 12:00:57    166s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 12:00:57    166s] Stripes will not be created over regions without power planning wires.
[11/20 12:00:57    166s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 12:00:57    166s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 12:00:57    166s] Offset for stripe breaking is set to 0.
[11/20 12:00:57    166s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 12:00:57    166s] 
[11/20 12:00:57    166s] Initialize fgc environment(mem: 1745.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:00:57    166s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:00:57    166s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:00:57    166s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:00:57    166s] Starting stripe generation ...
[11/20 12:00:57    166s] Non-Default Mode Option Settings :
[11/20 12:00:57    166s]   NONE
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:00:57    166s] Stripe generation is complete.
[11/20 12:00:57    166s] vias are now being generated.
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 12:00:57    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 12:00:57    166s] addStripe created 23 wires.
[11/20 12:00:57    166s] ViaGen created 189 vias, deleted 0 via to avoid violation.
[11/20 12:00:57    166s] +--------+----------------+----------------+
[11/20 12:00:57    166s] |  Layer |     Created    |     Deleted    |
[11/20 12:00:57    166s] +--------+----------------+----------------+
[11/20 12:00:57    166s] |  Via34 |       45       |        0       |
[11/20 12:00:57    166s] |  Via45 |       45       |        0       |
[11/20 12:00:57    166s] | Metal5 |        4       |       NA       |
[11/20 12:00:57    166s] |  Via56 |       99       |        0       |
[11/20 12:00:57    166s] | Metal6 |       19       |       NA       |
[11/20 12:00:57    166s] +--------+----------------+----------------+
[11/20 12:01:02    166s] <CMD> undo
[11/20 12:01:08    166s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockwire  noshape   }
[11/20 12:01:08    166s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 12:01:08    166s] 
[11/20 12:01:08    166s] Stripes will stop at the boundary of the specified area.
[11/20 12:01:08    166s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 12:01:08    166s] Stripes will not extend to closest target.
[11/20 12:01:08    166s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 12:01:08    166s] Stripes will not be created over regions without power planning wires.
[11/20 12:01:08    166s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 12:01:08    166s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 12:01:08    166s] Offset for stripe breaking is set to 0.
[11/20 12:01:08    166s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 12:01:08    166s] 
[11/20 12:01:08    166s] Initialize fgc environment(mem: 1745.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:01:08    166s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:01:08    166s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:01:08    166s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1745.1M)
[11/20 12:01:08    166s] Starting stripe generation ...
[11/20 12:01:08    166s] Non-Default Mode Option Settings :
[11/20 12:01:08    166s]   NONE
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:08    166s] Stripe generation is complete.
[11/20 12:01:08    166s] vias are now being generated.
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 12:01:08    166s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 12:01:08    166s] addStripe created 18 wires.
[11/20 12:01:08    166s] ViaGen created 192 vias, deleted 0 via to avoid violation.
[11/20 12:01:08    166s] +--------+----------------+----------------+
[11/20 12:01:08    166s] |  Layer |     Created    |     Deleted    |
[11/20 12:01:08    166s] +--------+----------------+----------------+
[11/20 12:01:08    166s] |  Via34 |       45       |        0       |
[11/20 12:01:08    166s] |  Via45 |       45       |        0       |
[11/20 12:01:08    166s] |  Via56 |       102      |        0       |
[11/20 12:01:08    166s] | Metal6 |       18       |       NA       |
[11/20 12:01:08    166s] +--------+----------------+----------------+
[11/20 12:01:14    166s] <CMD> undo
[11/20 12:01:18    167s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  ring       noshape   }
[11/20 12:01:18    167s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 12:01:18    167s] 
[11/20 12:01:18    167s] Stripes will stop at the boundary of the specified area.
[11/20 12:01:18    167s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 12:01:18    167s] Stripes will not extend to closest target.
[11/20 12:01:18    167s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 12:01:18    167s] Stripes will not be created over regions without power planning wires.
[11/20 12:01:18    167s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 12:01:18    167s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 12:01:18    167s] Offset for stripe breaking is set to 0.
[11/20 12:01:18    167s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 12:01:18    167s] 
[11/20 12:01:18    167s] Initialize fgc environment(mem: 1743.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.1M)
[11/20 12:01:18    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.1M)
[11/20 12:01:18    167s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.1M)
[11/20 12:01:18    167s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.1M)
[11/20 12:01:18    167s] Starting stripe generation ...
[11/20 12:01:18    167s] Non-Default Mode Option Settings :
[11/20 12:01:18    167s]   NONE
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:18    167s] Stripe generation is complete.
[11/20 12:01:18    167s] vias are now being generated.
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 12:01:18    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 12:01:18    167s] addStripe created 41 wires.
[11/20 12:01:18    167s] ViaGen created 185 vias, deleted 0 via to avoid violation.
[11/20 12:01:18    167s] +--------+----------------+----------------+
[11/20 12:01:18    167s] |  Layer |     Created    |     Deleted    |
[11/20 12:01:18    167s] +--------+----------------+----------------+
[11/20 12:01:18    167s] |  Via34 |       45       |        0       |
[11/20 12:01:18    167s] |  Via45 |       45       |        0       |
[11/20 12:01:18    167s] | Metal5 |       19       |       NA       |
[11/20 12:01:18    167s] |  Via56 |       95       |        0       |
[11/20 12:01:18    167s] | Metal6 |       22       |       NA       |
[11/20 12:01:18    167s] +--------+----------------+----------------+
[11/20 12:01:23    167s] <CMD> undo
[11/20 12:01:36    168s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  blockring  blockwire  ring       corewire   followpin  fillwire   iowire     padring    stripe     noshape   }
[11/20 12:01:36    168s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 12:01:36    168s] 
[11/20 12:01:36    168s] Stripes will stop at the boundary of the specified area.
[11/20 12:01:36    168s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 12:01:36    168s] Stripes will not extend to closest target.
[11/20 12:01:36    168s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 12:01:36    168s] Stripes will not be created over regions without power planning wires.
[11/20 12:01:36    168s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 12:01:36    168s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 12:01:36    168s] Offset for stripe breaking is set to 0.
[11/20 12:01:36    168s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 12:01:36    168s] 
[11/20 12:01:36    168s] Initialize fgc environment(mem: 1743.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.2M)
[11/20 12:01:36    168s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.2M)
[11/20 12:01:36    168s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.2M)
[11/20 12:01:36    168s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1743.2M)
[11/20 12:01:36    168s] Starting stripe generation ...
[11/20 12:01:36    168s] Non-Default Mode Option Settings :
[11/20 12:01:36    168s]   NONE
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:36    168s] Stripe generation is complete.
[11/20 12:01:36    168s] vias are now being generated.
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.84, 951.28) (653.08, 959.28).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.36, 1168.52).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.36, 959.28).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 12:01:36    168s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 12:01:36    168s] addStripe created 46 wires.
[11/20 12:01:36    168s] ViaGen created 179 vias, deleted 0 via to avoid violation.
[11/20 12:01:36    168s] +--------+----------------+----------------+
[11/20 12:01:36    168s] |  Layer |     Created    |     Deleted    |
[11/20 12:01:36    168s] +--------+----------------+----------------+
[11/20 12:01:36    168s] |  Via34 |       45       |        0       |
[11/20 12:01:36    168s] |  Via45 |       45       |        0       |
[11/20 12:01:36    168s] | Metal5 |       23       |       NA       |
[11/20 12:01:36    168s] |  Via56 |       89       |        0       |
[11/20 12:01:36    168s] | Metal6 |       23       |       NA       |
[11/20 12:01:36    168s] +--------+----------------+----------------+
[11/20 12:01:39    168s] <CMD> undo
[11/20 12:01:41    168s] <CMD> setAddStripeMode -reset
[11/20 12:02:32    171s] <CMD> uiSetTool addWire
[11/20 12:02:35    171s] <CMD> zoomBox 61.34650 238.38200 1202.41100 1259.87850
[11/20 12:02:35    171s] <CMD> zoomBox 144.91100 515.29250 969.33050 1253.32400
[11/20 12:02:35    171s] <CMD> zoomBox 177.54600 623.43750 878.30300 1250.76450
[11/20 12:02:36    171s] <CMD> zoomBox 206.10200 713.72900 801.74550 1246.95700
[11/20 12:02:36    171s] <CMD> zoomBox 230.37450 790.47650 736.67150 1243.72050
[11/20 12:02:37    171s] <CMD> zoomBox 268.54300 911.16250 634.34250 1238.63100
[11/20 12:02:37    171s] <CMD> zoomBox 283.44950 958.29500 594.37900 1236.64350
[11/20 12:02:38    171s] <CMD> zoomBox 268.54250 911.16200 634.34250 1238.63100
[11/20 12:02:39    171s] <CMD> zoomBox 251.00550 855.87850 681.35850 1241.13650
[11/20 12:02:43    171s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -layer_horizontal Metal5
[11/20 12:03:08    173s] <CMD> setEditMode -layer_vertical Metal6
[11/20 12:03:14    173s] <CMD> setEditMode -type special
[11/20 12:03:14    173s] <CMD> setEditMode -nets VDD
[11/20 12:03:18    173s] <CMD> setEditMode -type patch
[11/20 12:03:19    173s] <CMD> setEditMode -type special
[11/20 12:03:27    174s] <CMD> setEditMode -width_horizontal 0.280
[11/20 12:03:27    174s] <CMD> setEditMode -width_vertical 0.440
[11/20 12:03:27    174s] <CMD> setEditMode -spacing_horizontal 0.280
[11/20 12:03:27    174s] <CMD> setEditMode -spacing_vertical 0.460
[11/20 12:03:27    174s] <CMD> setEditMode -spacing 0.230
[11/20 12:03:31    174s] <CMD> zoomBox 154.14450 643.08100 978.56700 1381.11500
[11/20 12:03:32    174s] #create default rule from bind_ndr_rule rule=0x7f178887e740 0x7f175bae1538
[11/20 12:03:33    174s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/20 12:03:33    174s] <CMD> editAddRoute 356.784 1087.82
[11/20 12:03:34    174s] <CMD> editAddRoute 378.115 1235
[11/20 12:03:34    174s] <CMD> editCommitRoute 378.115 1235
[11/20 12:03:37    174s] <CMD> zoomBox 236.86450 858.73000 743.16350 1311.97550
[11/20 12:03:38    174s] <CMD> zoomBox 273.39750 953.97000 639.19900 1281.44050
[11/20 12:03:39    174s] <CMD> zoomBox 310.10050 1049.65450 534.74900 1250.76300
[11/20 12:03:39    174s] <CMD> zoomBox 326.31000 1091.91350 488.61900 1237.21450
[11/20 12:03:40    174s] <CMD> zoomBox 310.09950 1049.65350 534.74950 1250.76300
[11/20 12:03:40    174s] <CMD> zoomBox 299.79100 1022.77950 564.08500 1259.37900
[11/20 12:03:42    174s] <CMD> undo
[11/20 12:03:44    174s] <CMD> editAddRoute 363.728 1225.19
[11/20 12:03:44    174s] <CMD> editCommitRoute 363.728 1225.19
[11/20 12:03:48    174s] <CMD> editAddRoute 377.062 1227.24
[11/20 12:03:53    175s] <CMD> panPage 0 -1
[11/20 12:03:54    175s] <CMD> panPage 0 -1
[11/20 12:03:55    175s] <CMD> panPage 0 -1
[11/20 12:03:55    175s] <CMD> panPage 0 -1
[11/20 12:03:56    175s] <CMD> panPage 0 -1
[11/20 12:03:56    175s] <CMD> zoomBox 284.70700 651.22650 595.64100 929.57900
[11/20 12:03:56    175s] <CMD> zoomBox 245.92800 608.74050 676.28700 994.00350
[11/20 12:03:59    175s] <CMD> zoomBox 283.31550 622.95350 594.25050 901.30650
[11/20 12:04:02    175s] <CMD> editAddRoute 381.463 649.904
[11/20 12:04:05    175s] <CMD> editAddRoute 382.267 641.859
[11/20 12:04:11    176s] <CMD> fit
[11/20 12:04:16    176s] <CMD> zoomBox 141.19300 377.68450 965.61100 1115.71450
[11/20 12:04:19    176s] <CMD> zoomBox 259.46400 501.56300 689.81550 886.81950
[11/20 12:04:19    176s] <CMD> zoomBox 278.83750 521.85550 644.63700 849.32400
[11/20 12:04:22    176s] <CMD> zoomBox 292.60800 534.63200 603.53800 812.98050
[11/20 12:04:30    177s] <CMD> editAddRoute 380.296 635.996
[11/20 12:04:34    177s] <CMD> editAddRoute 380.698 642.029
[11/20 12:04:35    177s] <CMD> editCommitRoute 380.698 642.029
[11/20 12:04:37    177s] <CMD> zoomBox 317.05300 563.31850 541.70000 764.42550
[11/20 12:04:37    177s] <CMD> zoomBox 334.71450 584.04400 497.02200 729.34400
[11/20 12:04:38    177s] <CMD> zoomBox 347.47450 599.01850 464.74200 703.99800
[11/20 12:04:38    177s] <CMD> zoomBox 352.45750 604.86650 452.13550 694.09950
[11/20 12:04:38    177s] <CMD> zoomBox 356.69350 609.83700 441.42000 685.68550
[11/20 12:04:40    177s] <CMD> zoomBox 360.29400 614.06250 432.31150 678.53350
[11/20 12:04:45    177s] <CMD> uiSetTool cutWire
[11/20 12:04:47    177s] <CMD> editCutWire -only_visible_wires -line { 376.412 635.118 377.623 636.329 }
[11/20 12:04:47    177s] Cut-line is auto-snapped from (376.412000 635.118000 377.623000 636.329000) to (376.410000 635.120000 377.625000 636.330000).
[11/20 12:04:54    178s] <CMD> editCutWire -only_visible_wires -line { 376.039 636.236 381.9085 636.236 }
[11/20 12:04:54    178s] Cut-line is auto-snapped from (376.039000 636.236000 381.908500 636.236000) to (376.040000 636.235000 381.910000 636.235000).
[11/20 12:05:01    178s] <CMD> uiSetTool cut
[11/20 12:05:05    178s] <CMD> selectWire 376.8400 635.8550 377.2800 636.2350 6 VDD
[11/20 12:05:10    178s] <CMD> editMove -dx 0.2795 -dy -4.3785
[11/20 12:05:16    178s] <CMD> uiSetTool select
[11/20 12:05:21    178s] <CMD> uiSetTool cut
[11/20 12:05:25    179s] <CMD> deselectAll
[11/20 12:05:25    179s] <CMD> selectWire 376.8400 636.2350 377.2800 1227.2400 6 VDD
[11/20 12:05:28    179s] <CMD> zoomBox 356.74250 612.46750 441.46900 688.31600
[11/20 12:05:29    179s] <CMD> zoomBox 352.56400 610.59150 452.24250 699.82500
[11/20 12:05:29    179s] <CMD> zoomBox 347.64850 608.38400 464.91750 713.36500
[11/20 12:05:30    179s] <CMD> zoomBox 327.05900 599.13750 518.01250 770.08150
[11/20 12:05:30    179s] <CMD> zoomBox 238.93950 559.56550 745.24650 1012.81850
[11/20 12:05:31    179s] <CMD> zoomBox 184.59950 526.60950 885.37100 1153.94950
[11/20 12:05:32    179s] <CMD> zoomBox 109.38950 480.99550 1079.31550 1349.28650
[11/20 12:05:32    179s] <CMD> zoomBox 5.29200 417.86250 1347.75050 1619.64950
[11/20 12:05:39    179s] <CMD> editMove -dx -5.424 -dy -3.5265
[11/20 12:05:39    179s] <CMD> undo
[11/20 12:05:40    179s] <CMD> zoomBox 180.44800 531.58900 881.22050 1158.93000
[11/20 12:05:42    179s] <CMD> zoomBox 292.40450 622.86900 603.34200 901.22450
[11/20 12:05:42    179s] <CMD> zoomBox 305.79950 633.79000 570.09600 870.39200
[11/20 12:05:43    179s] <CMD> zoomBox 328.00150 642.32950 518.95550 813.27400
[11/20 12:05:44    179s] <CMD> panPage 0 -1
[11/20 12:05:44    179s] <CMD> panPage 0 -1
[11/20 12:05:45    179s] <CMD> zoomBox 336.82050 550.54500 499.13150 695.84800
[11/20 12:05:46    180s] <CMD> zoomBox 350.68800 567.50100 467.95800 672.48250
[11/20 12:05:48    180s] <CMD> deselectAll
[11/20 12:05:48    180s] <CMD> selectWire 286.0400 636.4400 664.2800 644.4400 5 VDD
[11/20 12:05:51    180s] <CMD> editMove -dx 0 -dy -1.365
[11/20 12:05:51    180s] <CMD> undo
[11/20 12:05:55    180s] <CMD> deselectAll
[11/20 12:05:55    180s] <CMD> selectWire 376.8400 636.2350 377.2800 1227.2400 6 VDD
[11/20 12:05:58    180s] <CMD> editMove -dx 2.8825 -dy -2.731
[11/20 12:06:02    180s] <CMD> uiSetTool select
[11/20 12:06:03    180s] <CMD> deselectAll
[11/20 12:06:03    180s] <CMD> selectWire 286.0400 636.4400 664.2800 644.4400 5 VDD
[11/20 12:06:04    180s] <CMD> deselectAll
[11/20 12:06:04    180s] <CMD> selectVia 376.7900 635.9000 377.3300 644.4400 6 VDD
[11/20 12:06:06    180s] <CMD> deleteSelectedFromFPlan
[11/20 12:06:09    180s] <CMD> deleteSelectedFromFPlan
[11/20 12:06:11    181s] <CMD> selectMarker 379.7200 633.5050 380.1600 635.4400 6 1 6
[11/20 12:06:11    181s] <CMD> deleteSelectedFromFPlan
[11/20 12:06:14    181s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 12:06:15    181s] <CMD> deselectAll
[11/20 12:06:15    181s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 12:06:17    181s] <CMD> undo
[11/20 12:06:17    181s] <CMD> undo
[11/20 12:06:17    181s] <CMD> undo
[11/20 12:06:17    181s] <CMD> undo
[11/20 12:06:17    181s] <CMD> undo
[11/20 12:06:18    181s] <CMD> undo
[11/20 12:06:18    181s] <CMD> undo
[11/20 12:06:19    181s] <CMD> fit
[11/20 12:06:20    181s] <CMD> undo
[11/20 12:06:20    181s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:06:50    182s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/20 12:06:50    182s] addStripe will allow jog to connect padcore ring and block ring.
[11/20 12:06:50    182s] 
[11/20 12:06:50    182s] Stripes will stop at the boundary of the specified area.
[11/20 12:06:50    182s] When breaking rings, the power planner will consider the existence of blocks.
[11/20 12:06:50    182s] Stripes will not extend to closest target.
[11/20 12:06:50    182s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/20 12:06:50    182s] Stripes will not be created over regions without power planning wires.
[11/20 12:06:50    182s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/20 12:06:50    182s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/20 12:06:50    182s] Offset for stripe breaking is set to 0.
[11/20 12:06:50    182s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 12:06:50    182s] 
[11/20 12:06:50    182s] Initialize fgc environment(mem: 1767.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1767.0M)
[11/20 12:06:51    182s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1767.0M)
[11/20 12:06:51    182s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1767.0M)
[11/20 12:06:51    182s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1767.0M)
[11/20 12:06:51    182s] Starting stripe generation ...
[11/20 12:06:51    182s] Non-Default Mode Option Settings :
[11/20 12:06:51    182s]   NONE
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:06:51    182s] Stripe generation is complete.
[11/20 12:06:51    182s] vias are now being generated.
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (652.12, 1160.52) (652.28, 1168.52).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (752.12, 951.28) (752.28, 959.28).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (751.40, 1160.52) (751.64, 1168.52).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (846.68, 346.04) (846.72, 356.04).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (850.93, 807.49) (851.14, 815.49).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 951.28) (950.98, 959.28).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (950.74, 1160.52) (950.98, 1168.52).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 951.28) (1151.42, 959.28).
[11/20 12:06:51    182s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1151.18, 1160.52) (1151.42, 1168.52).
[11/20 12:06:51    182s] addStripe created 18 wires.
[11/20 12:06:51    182s] ViaGen created 194 vias, deleted 0 via to avoid violation.
[11/20 12:06:51    182s] +--------+----------------+----------------+
[11/20 12:06:51    182s] |  Layer |     Created    |     Deleted    |
[11/20 12:06:51    182s] +--------+----------------+----------------+
[11/20 12:06:51    182s] |  Via34 |       46       |        0       |
[11/20 12:06:51    182s] |  Via45 |       46       |        0       |
[11/20 12:06:51    182s] |  Via56 |       102      |        0       |
[11/20 12:06:51    182s] | Metal6 |       18       |       NA       |
[11/20 12:06:51    182s] +--------+----------------+----------------+
[11/20 12:06:59    183s] <CMD> deselectAll
[11/20 12:06:59    183s] <CMD> selectWire 844.2800 276.3200 852.2800 1236.0200 6 VSS
[11/20 12:07:01    183s] <CMD> deselectAll
[11/20 12:07:01    183s] <CMD> selectWire 835.2800 286.1200 843.2800 1226.2200 6 VDD
[11/20 12:07:20    184s] <CMD> zoomBox 168.30850 373.52950 869.06350 1000.85500
[11/20 12:07:20    184s] <CMD> zoomBox 225.66500 448.99850 731.96100 902.24150
[11/20 12:07:21    184s] <CMD> zoomBox 267.10500 503.52500 632.90450 830.99350
[11/20 12:07:22    184s] <CMD> zoomBox 297.04550 542.92000 561.33600 779.51650
[11/20 12:07:24    184s] <CMD> zoomBox 283.22850 524.81950 594.15850 803.16800
[11/20 12:07:25    184s] <CMD> zoomBox 266.97350 503.52450 632.77350 830.99350
[11/20 12:07:25    184s] <CMD> zoomBox 247.85000 478.47100 678.20300 863.72900
[11/20 12:07:30    184s] <CMD> zoomBox 198.88250 414.32150 794.52700 947.55050
[11/20 12:07:30    184s] <CMD> zoomBox 131.10700 325.53350 955.52900 1063.56700
[11/20 12:07:31    184s] <CMD> zoomBox 88.00650 269.07050 1057.91500 1137.34550
[11/20 12:07:31    184s] <CMD> zoomBox 37.30050 202.64300 1178.36950 1224.14350
[11/20 12:07:32    184s] <CMD> zoomBox -22.35400 124.49350 1320.08050 1326.25900
[11/20 12:07:32    184s] <CMD> zoomBox -92.53550 32.55250 1486.79950 1446.39450
[11/20 12:07:38    185s] <CMD> deselectAll
[11/20 12:08:17    187s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[11/20 12:08:17    187s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal6(6) }
[11/20 12:08:17    187s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/20 12:08:17    187s] *** Begin SPECIAL ROUTE on Thu Nov 20 12:08:17 2025 ***
[11/20 12:08:17    187s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/FPR/work
[11/20 12:08:17    187s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 3.95Ghz)
[11/20 12:08:17    187s] 
[11/20 12:08:17    187s] Begin option processing ...
[11/20 12:08:17    187s] srouteConnectPowerBump set to false
[11/20 12:08:17    187s] routeSelectNet set to "VDD VSS"
[11/20 12:08:17    187s] routeSpecial set to true
[11/20 12:08:17    187s] srouteBottomLayerLimit set to 1
[11/20 12:08:17    187s] srouteBottomTargetLayerLimit set to 1
[11/20 12:08:17    187s] srouteConnectBlockPin set to false
[11/20 12:08:17    187s] srouteConnectConverterPin set to false
[11/20 12:08:17    187s] srouteConnectPadPin set to false
[11/20 12:08:17    187s] srouteConnectStripe set to false
[11/20 12:08:17    187s] srouteCrossoverViaBottomLayer set to 1
[11/20 12:08:17    187s] srouteCrossoverViaTopLayer set to 6
[11/20 12:08:17    187s] srouteFollowCorePinEnd set to 3
[11/20 12:08:17    187s] srouteFollowPadPin set to false
[11/20 12:08:17    187s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 12:08:17    187s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/20 12:08:17    187s] sroutePadPinAllPorts set to true
[11/20 12:08:17    187s] sroutePreserveExistingRoutes set to true
[11/20 12:08:17    187s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 12:08:17    187s] srouteStopBlockPin set to "nearestTarget"
[11/20 12:08:17    187s] srouteTopLayerLimit set to 6
[11/20 12:08:17    187s] srouteTopTargetLayerLimit set to 6
[11/20 12:08:17    187s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3206.00 megs.
[11/20 12:08:17    187s] 
[11/20 12:08:17    187s] Reading DB technology information...
[11/20 12:08:17    187s] Finished reading DB technology information.
[11/20 12:08:17    187s] Reading floorplan and netlist information...
[11/20 12:08:17    187s] Finished reading floorplan and netlist information.
[11/20 12:08:17    187s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/20 12:08:17    187s] Read in 479 macros, 76 used
[11/20 12:08:17    187s] Read in 141 components
[11/20 12:08:17    187s]   66 core components: 66 unplaced, 0 placed, 0 fixed
[11/20 12:08:17    187s]   67 pad components: 0 unplaced, 0 placed, 67 fixed
[11/20 12:08:17    187s]   4 block/ring components: 0 unplaced, 0 placed, 4 fixed
[11/20 12:08:17    187s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/20 12:08:17    187s] Read in 57 logical pins
[11/20 12:08:17    187s] Read in 4 blockages
[11/20 12:08:17    187s] Read in 57 nets
[11/20 12:08:17    187s] Read in 2 special nets, 2 routed
[11/20 12:08:17    187s] Read in 150 terminals
[11/20 12:08:17    187s] 2 nets selected.
[11/20 12:08:17    187s] 
[11/20 12:08:17    187s] Begin power routing ...
[11/20 12:08:18    187s] CPU time for VDD FollowPin 0 seconds
[11/20 12:08:18    187s] CPU time for VSS FollowPin 0 seconds
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (808.794983, 516.479980) (809.195007, 517.280029).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (583.140015, 960.000000) (583.539978, 960.799988).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (578.739990, 1171.680054) (579.140015, 1172.479980).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (578.739990, 990.239990) (579.140015, 991.039978).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (591.739990, 813.840027) (592.140015, 814.640015).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (591.739990, 954.960022) (592.140015, 955.760010).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (587.340027, 1166.640015) (587.739990, 1167.439941).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1157.31) (595.34, 1157.36).
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1136.40) (595.34, 1136.50).
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1146.48) (595.34, 1146.62).
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1116.24) (595.34, 1116.26).
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1126.32) (595.34, 1126.38).
[11/20 12:08:18    187s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via23 at (587.34, 1035.60) (595.34, 1035.85).
[11/20 12:08:18    187s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (819.395020, 350.160004) (819.794983, 350.959991).
[11/20 12:08:18    187s] Type 'man IMPPP-570' for more detail.
[11/20 12:08:18    187s]   Number of Core ports routed: 336
[11/20 12:08:18    187s]   Number of Followpin connections: 168
[11/20 12:08:18    187s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3214.00 megs.
[11/20 12:08:18    187s] 
[11/20 12:08:18    187s] 
[11/20 12:08:18    187s] 
[11/20 12:08:18    187s]  Begin updating DB with routing results ...
[11/20 12:08:18    187s]  Updating DB with 9 via definition ...
[11/20 12:08:18    187s] 
sroute post-processing starts at Thu Nov 20 12:08:18 2025
The viaGen is rebuilding shadow vias for net VSS.
[11/20 12:08:18    187s] sroute post-processing ends at Thu Nov 20 12:08:18 2025

sroute post-processing starts at Thu Nov 20 12:08:18 2025
The viaGen is rebuilding shadow vias for net VDD.
[11/20 12:08:18    187s] sroute post-processing ends at Thu Nov 20 12:08:18 2025
sroute created 567 wires.
[11/20 12:08:18    187s] ViaGen created 4591 vias, deleted 4 vias to avoid violation.
[11/20 12:08:18    187s] +--------+----------------+----------------+
[11/20 12:08:18    187s] |  Layer |     Created    |     Deleted    |
[11/20 12:08:18    187s] +--------+----------------+----------------+
[11/20 12:08:18    187s] | Metal1 |       518      |       NA       |
[11/20 12:08:18    187s] |  Via12 |       948      |        0       |
[11/20 12:08:18    187s] | Metal2 |        5       |       NA       |
[11/20 12:08:18    187s] |  Via23 |       944      |        0       |
[11/20 12:08:18    187s] |  Via34 |       935      |        1       |
[11/20 12:08:18    187s] |  Via45 |       926      |        1       |
[11/20 12:08:18    187s] | Metal5 |       44       |       NA       |
[11/20 12:08:18    187s] |  Via56 |       838      |        2       |
[11/20 12:08:18    187s] +--------+----------------+----------------+
[11/20 12:08:22    187s] <CMD> zoomBox 122.34450 191.87000 1263.41450 1213.37100
[11/20 12:08:23    187s] <CMD> zoomBox 338.19900 352.75850 1038.95900 980.08850
[11/20 12:08:24    187s] <CMD> zoomBox 391.64000 396.54450 987.28600 929.77500
[11/20 12:08:25    187s] <CMD> zoomBox 437.06450 433.76250 943.36400 887.00850
[11/20 12:08:25    187s] <CMD> zoomBox 475.67550 465.39800 906.03000 850.65700
[11/20 12:08:26    187s] <CMD> zoomBox 508.49450 492.28800 874.29600 819.75850
[11/20 12:08:28    187s] <CMD> zoomBox 560.10300 534.57200 824.39500 771.17000
[11/20 12:08:31    188s] <CMD> zoomBox 338.19600 352.75450 1038.96100 980.08900
[11/20 12:08:32    188s] <CMD> zoomBox 11.95850 85.45600 1354.40600 1287.23300
[11/20 12:08:32    188s] <CMD> zoomBox -108.48500 -13.22800 1470.86500 1400.62750
[11/20 12:08:50    188s] <CMD> getIoFlowFlag
[11/20 12:09:14    191s] <CMD> loadFPlan dtmf_power.fp
[11/20 12:09:14    191s] Reading floorplan file - dtmf_power.fp (mem = 1772.9M).
[11/20 12:09:14    191s] #% Begin Load floorplan data ... (date=11/20 12:09:14, mem=1090.5M)
[11/20 12:09:14    191s] **WARN: (IMPFP-710):	File version 3 is too old.
[11/20 12:09:14    191s] Input floorplan file is too old, please consider to replace it with latest version..
[11/20 12:09:14    191s] You can save a latest version by using saveFPlan command.
[11/20 12:09:15    191s] Deleting old partition specification.
[11/20 12:09:15    191s] Set FPlanBox to (0 0 3247920 2784240)
[11/20 12:09:15    191s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 12:09:15    191s] Type 'man IMPFP-3961' for more detail.
[11/20 12:09:15    191s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 12:09:15    191s] Type 'man IMPFP-3961' for more detail.
[11/20 12:09:15    191s] Horizontal Layer M1 offset = 560 (derived)
[11/20 12:09:15    191s] Vertical Layer M2 offset = 660 (derived)
[11/20 12:09:15    191s] Start create_tracks
[11/20 12:09:15    191s] Generated pitch 0.56 in Metal6 is different from previous one 1.12 in unpreferred direction.
[11/20 12:09:15    191s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 12:09:15    191s] Generated pitch 0.99 in Metal6 is different from previous one 1.32 in preferred direction.
[11/20 12:09:15    191s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 12:09:15    191s] Generated pitch 0.56 in Metal5 is different from previous one 1.12 in preferred direction.
[11/20 12:09:15    191s] Added [1] net(s) in the net-group [group1].
[11/20 12:09:15    191s] Added [1] net(s) in the net-group [group1].
[11/20 12:09:15    191s] Added [1] net(s) in the net-group [group1].
[11/20 12:09:15    191s] There are 3 members in group group1.
[11/20 12:09:15    191s] Specified partition name [tdsp] is different from corresponding HInst's cell name [tdsp_core]. Specified partition name shall be changed to be same as corresponding HInst's cell name.
[11/20 12:09:15    191s] *info - partition tdsp_core pinLayer on side N 2 4 6
[11/20 12:09:15    191s] *info - partition tdsp_core pinLayer on side W 3 5
[11/20 12:09:15    191s] *info - partition tdsp_core pinLayer on side S 2 4 6
[11/20 12:09:15    191s] *info - partition tdsp_core pinLayer on side E 3 5
[11/20 12:09:15    191s] *info - partition arb pinLayer on side N 2 4 6
[11/20 12:09:15    191s] *info - partition arb pinLayer on side W 3 5
[11/20 12:09:15    191s] *info - partition arb pinLayer on side S 2 4 6
[11/20 12:09:15    191s] *info - partition arb pinLayer on side E 3 5
[11/20 12:09:15    191s] Set (DTMF_INST/TDSP_CORE_INST) in fence {(335.2800000000 , 335.4400000000) (817.2965000000 , 573.7795000000)}
[11/20 12:09:15    191s] Set (DTMF_INST/ARB_INST) in fence {(873.1800000000 , 335.4400000000) (1288.3200000000 , 549.8550000000)}
[11/20 12:09:15    191s] There are 71 io inst loaded
[11/20 12:09:15    191s] #% End Load floorplan data ... (date=11/20 12:09:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=1092.0M, current mem=1092.0M)
[11/20 12:09:15    191s] <CMD> setDrawView fplan
[11/20 12:09:15    191s] <CMD> fit
[11/20 12:09:25    191s] <CMD> zoomBox 307.04150 192.15400 1099.65750 901.71450
[11/20 12:09:26    191s] <CMD> zoomBox 353.49100 227.52950 1027.21450 830.65600
[11/20 12:09:27    192s] <CMD> zoomBox 452.36700 320.68850 866.11850 691.08450
[11/20 12:09:27    192s] <CMD> zoomBox 513.08950 377.90050 767.18500 605.37000
[11/20 12:09:28    192s] <CMD> zoomBox 452.36600 320.68750 866.11850 691.08450
[11/20 12:09:28    192s] <CMD> zoomBox 424.59550 294.52250 911.36350 730.28400
[11/20 12:09:29    192s] <CMD> zoomBox 391.92400 263.74000 964.59300 776.40100
[11/20 12:09:29    192s] <CMD> zoomBox 353.48750 227.52600 1027.21550 830.65650
[11/20 12:09:30    192s] <CMD> zoomBox 308.26800 184.92150 1100.88900 894.48650
[11/20 12:09:30    192s] <CMD> zoomBox 255.06850 134.79800 1187.56400 969.58050
[11/20 12:09:30    192s] <CMD> zoomBox 192.48100 75.82950 1289.53450 1057.92650
[11/20 12:09:34    192s] <CMD> zoomBox 387.42750 187.28350 1180.04900 896.84900
[11/20 12:09:34    192s] <CMD> zoomBox 528.27650 267.80900 1100.94600 780.47050
[11/20 12:09:35    192s] <CMD> zoomBox 583.28350 299.25750 1070.05300 735.02000
[11/20 12:09:40    192s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 12:09:45    192s] <CMD> selectObject Module DTMF_INST/ARB_INST
[11/20 12:09:51    193s] <CMD> uiSetTool moveWire
[11/20 12:09:52    193s] <CMD> deselectAll
[11/20 12:09:52    193s] <CMD> selectObject Module DTMF_INST/ARB_INST
[11/20 12:09:55    193s] <CMD> uiSetTool move
[11/20 12:10:00    193s] <CMD> setObjFPlanBox Module DTMF_INST/ARB_INST 623.183 436.1945 1038.323 650.6095
[11/20 12:10:30    194s] <CMD> undo
[11/20 12:10:31    195s] <CMD> uiSetTool select
[11/20 12:10:34    195s] <CMD> deselectAll
[11/20 12:10:34    195s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:10:35    195s] <CMD> deselectAll
[11/20 12:10:35    195s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:10:37    195s] <CMD> deselectAll
[11/20 12:10:37    195s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:10:40    195s] <CMD> zoomBox 459.33850 236.50350 1133.06850 839.63550
[11/20 12:10:40    195s] <CMD> zoomBox 380.58900 196.66750 1173.21250 906.23450
[11/20 12:10:40    195s] <CMD> zoomBox 287.94250 149.80100 1220.44050 984.58600
[11/20 12:10:40    195s] <CMD> zoomBox 178.94600 94.66450 1276.00300 1076.76450
[11/20 12:10:42    195s] <CMD> deselectAll
[11/20 12:10:42    195s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:10:44    195s] <CMD> deselectAll
[11/20 12:10:44    195s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:10:46    195s] <CMD> deselectAll
[11/20 12:10:46    195s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:10:47    195s] <CMD> deselectAll
[11/20 12:10:47    195s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:10:57    195s] <CMD> flipOrRotateObject -flip MY
[11/20 12:10:57    195s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:10:58    196s] <CMD> flipOrRotateObject -flip MY
[11/20 12:10:58    196s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:11:00    196s] <CMD> flipOrRotateObject -flip MY
[11/20 12:11:00    196s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:11:04    196s] <CMD> deselectAll
[11/20 12:11:04    196s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:11:05    196s] <CMD> deselectAll
[11/20 12:11:05    196s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:11:08    196s] <CMD> deselectAll
[11/20 12:11:08    196s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:11:09    196s] <CMD> undo
[11/20 12:11:09    196s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:11:10    196s] <CMD> undo
[11/20 12:11:10    196s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:11:10    196s] <CMD> undo
[11/20 12:11:10    196s] *** Completed clonePlace (cpu=0:00:00.0 mem=1775.1M) ***
[11/20 12:11:10    196s] <CMD> undo
[11/20 12:11:10    196s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:11:11    196s] <CMD> undo
[11/20 12:11:11    196s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:11:11    196s] <CMD> undo
[11/20 12:11:11    196s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:11:13    196s] <CMD> deselectAll
[11/20 12:11:13    196s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:11:19    196s] <CMD> gui_ungroup_hinst DTMF_INST/TDSP_CORE_INST
[11/20 12:11:21    197s] <CMD> zoomBox -6.38750 -57.96300 1512.03050 1301.34500
[11/20 12:11:21    197s] <CMD> zoomBox -262.90400 -269.21250 1838.71250 1612.18300
[11/20 12:11:22    197s] <CMD> zoomBox -617.94500 -561.59900 2290.86700 2042.40850
[11/20 12:11:22    197s] <CMD> zoomBox -843.72600 -747.53650 2578.40600 2316.00200
[11/20 12:11:22    197s] <CMD> zoomBox -1109.35100 -966.28700 2916.68700 2637.87650
[11/20 12:11:23    197s] <CMD> deselectAll
[11/20 12:11:23    197s] <CMD> selectObject Module DTMF_INST/TDSP_CORE_INST
[11/20 12:11:25    197s] <CMD> gui_group_hinst
[11/20 12:11:27    197s] <CMD> gui_group_hinst
[11/20 12:11:28    197s] <CMD> gui_ungroup_hinst
[11/20 12:11:31    197s] <CMD> gui_ungroup_hinst
[11/20 12:11:31    197s] **WARN: (IMPSYT-3162):	Cannot ungroup Module 'DTMF_INST/DIGIT_REG_INST' because it has no child.
[11/20 12:11:31    197s] <CMD> gui_ungroup_hinst
[11/20 12:11:31    197s] **WARN: (IMPSYT-3162):	Cannot ungroup Module 'DTMF_INST/DIGIT_REG_INST' because it has no child.
[11/20 12:11:33    197s] <CMD> gui_group_hinst
[11/20 12:11:35    197s] <CMD> zoomBox -1413.57900 -1217.20600 3322.93650 3022.98650
[11/20 12:11:35    197s] <CMD> zoomBox -1771.49400 -1512.40500 3800.87750 3476.05700
[11/20 12:11:36    197s] <CMD> zoomBox -850.75900 -753.00700 2571.37450 2310.53300
[11/20 12:11:36    197s] <CMD> zoomBox -285.31200 -286.64100 1816.30600 1594.75550
[11/20 12:11:40    197s] <CMD> panPage -1 0
[11/20 12:11:41    197s] <CMD> deselectAll
[11/20 12:11:41    197s] <CMD> selectObject Module DTMF_INST
[11/20 12:11:42    197s] <CMD> gui_group_hinst
[11/20 12:11:44    198s] <CMD> gui_ungroup_hinst
[11/20 12:11:45    198s] <CMD> zoomBox -1010.31550 -367.24500 1462.17650 1846.16300
[11/20 12:11:46    198s] <CMD> panPage -1 0
[11/20 12:11:47    198s] <CMD> panPage -1 0
[11/20 12:11:48    198s] <CMD> panPage 1 0
[11/20 12:11:51    198s] <CMD> panPage 1 0
[11/20 12:11:53    198s] <CMD> deselectAll
[11/20 12:11:54    198s] <CMD> fit
[11/20 12:12:10    198s] Loading  (DTMF_CHIP)
[11/20 12:12:10    198s] Traverse HInst (DTMF_CHIP)
[11/20 12:12:14    198s] <CMD> selectObject Module DTMF_INST
[11/20 12:12:14    198s] Loading DTMF_INST (dtmf_recvr_core)
[11/20 12:12:14    198s] Traverse HInst DTMF_INST(dtmf_recvr_core)
[11/20 12:12:30    199s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 12:12:30    199s] <CMD> setLayerPreference node_track -isVisible 1
[11/20 12:12:32    199s] <CMD> setLayerPreference node_overlay -isVisible 1
[11/20 12:12:33    199s] 
[11/20 12:12:33    199s] 
[11/20 12:12:33    199s] 
[11/20 12:12:33    199s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/20 12:12:33    199s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/20 12:12:34    199s] <CMD> fit
[11/20 12:12:41    200s] <CMD> zoomBox 309.38150 252.27650 1406.42750 1234.36700
[11/20 12:12:42    200s] <CMD> zoomBox 481.87850 409.41450 1274.49450 1118.97500
[11/20 12:12:43    200s] <CMD> zoomBox 549.24550 470.78250 1222.96950 1073.90950
[11/20 12:12:44    200s] <CMD> deselectAll
[11/20 12:12:52    200s] <CMD> setLayerPreference Metal4 -isVisible 0
[11/20 12:12:56    200s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:12:58    200s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:12:59    201s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:13:01    201s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:13:05    201s] <CMD> setLayerPreference Metal6 -isVisible 0
[11/20 12:13:06    201s] <CMD> setLayerPreference Metal6 -isVisible 1
[11/20 12:13:07    201s] <CMD> setLayerPreference Metal6 -isVisible 0
[11/20 12:13:08    201s] <CMD> setLayerPreference Metal6 -isVisible 1
[11/20 12:13:10    201s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:13:11    201s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:13:11    201s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:13:15    201s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:13:21    202s] <CMD> setLayerPreference Metal3 -isVisible 0
[11/20 12:13:22    202s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/20 12:13:24    202s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:13:27    202s] <CMD> setLayerPreference Metal3 -isVisible 0
[11/20 12:13:30    202s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/20 12:13:30    202s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/20 12:13:31    202s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/20 12:13:32    202s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/20 12:13:38    203s] <CMD> setLayerPreference Via23 -isVisible 0
[11/20 12:13:38    203s] <CMD> setLayerPreference Via23 -isVisible 1
[11/20 12:13:39    203s] <CMD> setLayerPreference Via23 -isVisible 0
[11/20 12:13:42    203s] <CMD> setLayerPreference Metal2 -isVisible 0
[11/20 12:13:44    203s] <CMD> setLayerPreference Via12 -isVisible 0
[11/20 12:13:44    203s] <CMD> setLayerPreference Via12 -isVisible 1
[11/20 12:13:46    203s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/20 12:13:47    203s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/20 12:13:49    203s] <CMD> setLayerPreference Via12 -isVisible 0
[11/20 12:13:50    203s] <CMD> setLayerPreference Via12 -isVisible 1
[11/20 12:13:51    203s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/20 12:13:56    204s] <CMD> setLayerPreference Via23 -isVisible 1
[11/20 12:14:00    204s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/20 12:14:07    204s] <CMD> setLayerPreference Via34 -isVisible 0
[11/20 12:14:08    204s] <CMD> setLayerPreference Via34 -isVisible 1
[11/20 12:14:09    204s] <CMD> setLayerPreference Metal4 -isVisible 1
[11/20 12:14:13    205s] <CMD> setLayerPreference Via34 -isVisible 0
[11/20 12:14:14    205s] <CMD> setLayerPreference Via34 -isVisible 1
[11/20 12:14:16    205s] <CMD> setLayerPreference Via45 -isVisible 0
[11/20 12:14:17    205s] <CMD> setLayerPreference Via45 -isVisible 1
[11/20 12:14:18    205s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:14:19    205s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:14:20    205s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:14:20    205s] <CMD> setLayerPreference Metal5 -isVisible 0
[11/20 12:14:21    205s] <CMD> setLayerPreference Metal5 -isVisible 1
[11/20 12:14:31    206s] <CMD> setLayerPreference Via56 -isVisible 0
[11/20 12:14:32    206s] <CMD> setLayerPreference Via56 -isVisible 1
[11/20 12:14:33    206s] <CMD> zoomBox 465.57450 439.40600 1258.19100 1148.96700
[11/20 12:14:34    206s] <CMD> zoomBox 367.13850 402.49250 1299.62850 1237.27000
[11/20 12:14:34    206s] <CMD> zoomBox -45.20050 247.86600 1473.20400 1607.16200
[11/20 12:14:39    206s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:14:40    206s] <CMD> deselectAll
[11/20 12:14:40    206s] <CMD> selectInst DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST
[11/20 12:14:42    206s] <CMD> deselectAll
[11/20 12:14:42    206s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:14:43    206s] <CMD> deselectAll
[11/20 12:14:43    206s] <CMD> selectInst DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST
[11/20 12:14:44    206s] <CMD> deselectAll
[11/20 12:14:44    206s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 12:14:46    206s] <CMD> uiSetTool moveWire
[11/20 12:14:46    206s] <CMD> deselectAll
[11/20 12:14:46    206s] <CMD> selectInst DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST
[11/20 12:14:48    206s] <CMD> uiSetTool move
[11/20 12:14:52    206s] <CMD> setObjFPlanBox Instance DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST 584.668 1176.2805 1182.888 1365.5155
[11/20 12:14:53    206s] <CMD> deselectAll
[11/20 12:14:53    206s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:14:55    207s] <CMD> setObjFPlanBox Instance DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST 689.247 957.821 1283.067 1126.816
[11/20 12:14:56    207s] <CMD> deselectAll
[11/20 12:14:56    207s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 12:14:57    207s] <CMD> setObjFPlanBox Instance DTMF_INST/PLLCLK_INST 217.779 1063.5505 517.779 1343.5505
[11/20 12:14:58    207s] <CMD> deselectAll
[11/20 12:14:58    207s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:15:00    207s] <CMD> setObjFPlanBox Instance DTMF_INST/ARB_INST/ROM_512x16_0_INST 804.9015 687.05 1173.0665 873.895
[11/20 12:15:03    207s] <CMD> deselectAll
[11/20 12:15:03    207s] <CMD> selectObject Module DTMF_INST/ARB_INST
[11/20 12:15:08    207s] <CMD> setObjFPlanBox Module DTMF_INST/ARB_INST 871.2155 343.297 1286.3555 560.017
[11/20 12:15:10    207s] <CMD> deselectAll
[11/20 12:15:10    207s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:15:11    207s] <CMD> setObjFPlanBox Instance DTMF_INST/ARB_INST/ROM_512x16_0_INST 879.5275 384.806 1247.6925 571.651
[11/20 12:15:12    207s] <CMD> undo
[11/20 12:15:12    207s] <CMD> undo
[11/20 12:15:12    207s] <CMD> undo
[11/20 12:15:12    207s] <CMD> undo
[11/20 12:15:13    207s] <CMD> undo
[11/20 12:15:13    207s] <CMD> undo
[11/20 12:15:14    207s] <CMD> undo
[11/20 12:15:14    207s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:15:33    208s] <CMD> fit
[11/20 12:15:36    208s] <CMD> setObjFPlanBox Instance DTMF_INST/ARB_INST/ROM_512x16_0_INST 768.0945 -168.5895 1136.2595 18.2555
[11/20 12:15:37    209s] <CMD> undo
[11/20 12:15:38    209s] <CMD> uiSetTool select
[11/20 12:15:39    209s] <CMD> undo
[11/20 12:15:39    209s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:15:40    209s] <CMD> undo
[11/20 12:15:40    209s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 12:15:52    209s] <CMD> getIoFlowFlag
[11/20 12:16:05    210s] <CMD> deselectAll
[11/20 12:16:05    210s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/20 12:16:07    210s] <CMD> deselectAll
[11/20 12:16:08    210s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/20 12:16:09    210s] <CMD> deselectAll
[11/20 12:16:09    210s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 12:16:10    210s] <CMD> deselectAll
[11/20 12:16:10    210s] <CMD> selectInst DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST
[11/20 12:17:19    213s] <CMD> set_power_analysis_mode -reset
[11/20 12:17:19    213s] <CMD> set_power_analysis_mode -method static -analysis_view dtmf_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[11/20 12:18:34    217s] <CMD> set_analysis_view -leakage static
[11/20 12:18:34    217s] 
[11/20 12:18:34    217s] Usage: set_analysis_view [-help] [-drv <list_of_views>] [-dynamic <string>] -hold <list_of_views>
[11/20 12:18:34    217s]                          [-inactive <string>] [-leakage <string>] -setup <list_of_views> [-update_timing]
[11/20 12:18:34    217s] 
[11/20 12:18:34    217s] **ERROR: (TCLCMD-982):	Missing required argument '-setup' in command 'set_analysis_view'

[11/20 12:18:57    218s] <CMD> set_analysis_view  -setup static
[11/20 12:18:57    218s] **ERROR: (TCLCMD-982):	Missing required argument '-hold' in command 'set_analysis_view'

[11/20 12:19:35    220s] <CMD> set_power_output_dir -reset
[11/20 12:19:35    220s] <CMD> set_power_output_dir ./run1
[11/20 12:19:35    220s] <CMD> set_default_switching_activity -reset
[11/20 12:19:35    220s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/20 12:19:35    220s] <CMD> read_activity_file -reset
[11/20 12:19:35    220s] <CMD> set_power -reset
[11/20 12:19:35    220s] <CMD> set_powerup_analysis -reset
[11/20 12:19:35    220s] <CMD> set_dynamic_power_simulation -reset
[11/20 12:19:35    220s] <CMD> report_power -rail_analysis_format VS -outfile ./run1/DTMF_CHIP.rpt
[11/20 12:19:35    220s] env CDS_WORKAREA is set to /home/shadab/shadab/FPR/work
[11/20 12:19:36    220s] 
[11/20 12:19:36    220s] Power Net Detected:
[11/20 12:19:36    220s]         Voltage	    Name
[11/20 12:19:36    220s]              0V	    VSS
[11/20 12:19:36    220s]           1.62V	    VDD
[11/20 12:19:37    220s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 12:19:38    221s] AAE DB initialization (MEM=1805.87 CPU=0:00:00.0 REAL=0:00:01.0) 
[11/20 12:19:38    221s] #################################################################################
[11/20 12:19:38    221s] # Design Stage: PreRoute
[11/20 12:19:38    221s] # Design Name: DTMF_CHIP
[11/20 12:19:38    221s] # Design Mode: 180nm
[11/20 12:19:38    221s] # Analysis Mode: MMMC Non-OCV 
[11/20 12:19:38    221s] # Parasitics Mode: No SPEF/RCDB 
[11/20 12:19:38    221s] # Signoff Settings: SI Off 
[11/20 12:19:38    221s] #################################################################################
[11/20 12:19:39    221s] Calculate delays in BcWc mode...
[11/20 12:19:39    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 1825.2M, InitMEM = 1825.2M)
[11/20 12:19:39    221s] Start delay calculation (fullDC) (1 T). (MEM=1825.22)
[11/20 12:19:39    221s] AAE_INFO: Cdb files are: 
[11/20 12:19:39    221s]  	../CDB/slow.cdb
[11/20 12:19:39    221s] 	../CDB/fast.cdb
[11/20 12:19:39    221s]  
[11/20 12:19:39    221s] Start AAE Lib Loading. (MEM=1836.73)
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 12:19:40    221s] Type 'man IMPESI-3311' for more detail.
[11/20 12:19:40    221s] **WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
[11/20 12:19:40    221s] To increase the message display limit, refer to the product command reference manual.
[11/20 12:19:40    221s] 
[11/20 12:19:40    221s] *** Memory Usage v#1 (Current mem = 1900.898M, initial mem = 484.027M) ***
[11/20 12:19:40    221s] 
[11/20 12:19:40    221s] *** Summary of all messages that are not suppressed in this session:
[11/20 12:19:40    221s] Severity  ID               Count  Summary                                  
[11/20 12:19:40    221s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 12:19:40    221s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 12:19:40    221s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/20 12:19:40    221s] WARNING   IMPFP-6001           2  NO matching routing blockage found. Noth...
[11/20 12:19:40    221s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[11/20 12:19:40    221s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/20 12:19:40    221s] WARNING   IMPSYT-3162          2  Cannot ungroup Module '%s' because it ha...
[11/20 12:19:40    221s] ERROR     IMPSYT-6852         11  No more action to undo.                  
[11/20 12:19:40    221s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/20 12:19:40    221s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 12:19:40    221s] ERROR     IMPSPR-55            2  <e> to open Edit Route form to input net...
[11/20 12:19:40    221s] WARNING   IMPESI-3311        256  Pin %s of Cell %s for timing library %s ...
[11/20 12:19:40    221s] WARNING   IMPPP-531          162  ViaGen Warning: Due to %s rule violation...
[11/20 12:19:40    221s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[11/20 12:19:40    221s] WARNING   IMPPP-570           16  The power planner detected cut layer obs...
[11/20 12:19:40    221s] ERROR     IMPPP-344            1  You can only specify pin_width for strip...
[11/20 12:19:40    221s] WARNING   IMPPP-170           24  The power planner failed to create a wir...
[11/20 12:19:40    221s] WARNING   IMPSR-4058           3  Sroute option: %s should be used in conj...
[11/20 12:19:40    221s] ERROR     TCLCMD-982           2  Missing required argument '%s' in comman...
[11/20 12:19:40    221s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/20 12:19:40    221s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/20 12:19:40    221s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/20 12:19:40    221s] *** Message Summary: 1493 warning(s), 16 error(s)
[11/20 12:19:40    221s] 
[11/20 12:19:40    221s] --- Ending "Innovus" (totcpu=0:03:42, real=1:15:50, mem=1900.9M) ---
