# AXI_Lite

AXI Lite participant interface to communicate with Spartan 7 FPGA. Current goal is to interface with 16, 32-bit register file over the Xilinx Vivado TCL interface. Larger goal is to integrate this into multiple other usecases to allow for communication from PC to FPGA using pyvivado. 
