(librepcb_symbol 1d5eab7c-5b95-473e-9ea2-fce0b306a068
 (name "AND2_8")
 (description "\ncreated from file---  ./Logic/AND2_8.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic,gates,and")
 (author "John Eaton")
 (version "0.1")
 (created 2020-03-22T00:00:00Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 96299d23-c126-4f46-9890-d902ae291e4f (name "A")
  (position -7.62 2.54) (rotation 180.0) (length 0.0)
 )
 (pin 6010fcdb-fe20-4121-a2c2-42699baffb55 (name "B")
  (position -7.62 -2.54) (rotation 180.0) (length 0.0)
 )
 (pin 03125a49-3207-4fdb-b32e-1309c1791f9a (name "OUT")
  (position 7.62 0.0) (rotation 0.0) (length 0.0)
 )
 (polygon 84b8f96a-5629-4d3c-89d2-77cdbdc3880d (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -5.08 4.128) (angle 0.0))
  (vertex (position 0.953 4.128) (angle -180.0))
  (vertex (position 0.953 -4.128) (angle 0.0))
  (vertex (position -5.08 -4.128) (angle 0.0))
  (vertex (position -5.08 4.128) (angle 0.0))
 )
 (polygon 447d5b76-35ac-455c-be41-4ec63b49914a (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -7.62 2.54) (angle 0.0))
  (vertex (position -5.08 2.54) (angle 0.0))
 )
 (polygon 2a889183-ea23-472a-8304-fbedb027c79d (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -7.62 -2.54) (angle 0.0))
  (vertex (position -5.08 -2.54) (angle 0.0))
 )
 (polygon 3534293b-387f-4c9e-9445-7d90ca93d688 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position 7.62 0.0) (angle 0.0))
  (vertex (position 5.08 0.0) (angle 0.0))
 )
 (text 716bd6a8-40b6-47ea-92a1-8171c78d87ee (layer sym_names) (value "{{NAME}}")
  (align right bottom) (height 2.54) (position -5.08 3.81) (rotation 0.0)
 )
 (text a243bff4-9001-4025-97be-b8e1cb08ceb2 (layer sym_values) (value "{{VALUE}}")
  (align right top) (height 2.54) (position -5.08 -3.81) (rotation 0.0)
 )
)
