INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tomster12' on host 'DESKTOP-Q62E4QT.' (Linux_x86_64 version 5.15.167.4-microsoft-standard-WSL2) on Fri May 09 01:04:51 BST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/tomster12/files/EMBS/vitis_hls'
Sourcing Tcl script '/home/tomster12/files/EMBS/vitis_hls/assessment/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project assessment 
INFO: [HLS 200-10] Opening project '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [HLS 200-1510] Running: set_top toplevel 
INFO: [HLS 200-1510] Running: add_files assessment/toplevel.cpp 
INFO: [HLS 200-10] Adding design file 'assessment/toplevel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files assessment/toplevel.h 
INFO: [HLS 200-10] Adding design file 'assessment/toplevel.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb assessment/testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'assessment/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/tomster12/files/EMBS/vitis_hls/assessment/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'parent_node': /home/tomster12/files/EMBS/vitis_hls/assessment/toplevel.cpp:216
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.88 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.53 seconds; current allocated memory: 93.508 MB.
Syntax check failed in clang-tidy
    while executing
"source /home/tomster12/files/EMBS/vitis_hls/assessment/solution1/csynth.tcl"
    invoked from within
"hls::main /home/tomster12/files/EMBS/vitis_hls/assessment/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 5.21 seconds. Total CPU system time: 0.92 seconds. Total elapsed time: 4.91 seconds; peak allocated memory: 93.162 MB.
