<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>RockChip Electronics Co., Ltd.</vendor>
	<vendorID>RK</vendorID>
	<name>RockChip_RK3588</name>
	<series>RK3588</series>
	<version>0.1</version>
	<description>RockChip RK3588 System-on-Chip</description>
	<headerSystemFilename>rk3588</headerSystemFilename>
	<headerDefinitionsPrefix>RK3588_</headerDefinitionsPrefix>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
	<access>read-write</access>
	<peripherals>
		<peripheral>
			<name>CRU</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7C0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x8000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>V0PLL_CON0</name>
					<description>V0PLL configuration register 0</description>
					<addressOffset>0x0160</addressOffset>
					<fields>
						<field>
							<name>V0PLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>V0PLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>Bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON1</name>
					<description>V0PLL configuration register 1</description>
					<addressOffset>0x0164</addressOffset>
					<fields>
						<field>
							<name>V0PLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>V0PLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>V0PLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON2</name>
					<description>V0PLL configuration register 2</description>
					<addressOffset>0x0168</addressOffset>
					<fields>
						<field>
							<name>V0PLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON3</name>
					<description>V0PLL configuration register 3</description>
					<addressOffset>0x016C</addressOffset>
					<fields>
						<field>
							<name>V0PLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>V0PLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>V0PLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control. PLL has to be reset if pll_sel_pf is changed.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<description>down spread</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<description>up spread</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_2</name>
									<description>center spread</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_3</name>
									<description>center spread</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON4</name>
					<description>V0PLL configuration register 4</description>
					<addressOffset>0x0170</addressOffset>
					<fields>
						<field>
							<name>V0PLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>V0PLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>V0PLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>V0PLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>V0PLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON5</name>
					<description>V0PLL configuration register 5</description>
					<addressOffset>0x0174</addressOffset>
					<fields>
						<field>
							<name>V0PLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>V0PLL_CON6</name>
					<description>V0PLL configuration register 6</description>
					<addressOffset>0x0178</addressOffset>
					<fields>
						<field>
							<name>V0PLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>V0PLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKLED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON0</name>
					<description>AUPLL configuration register 0</description>
					<addressOffset>0x0180</addressOffset>
					<fields>
						<field>
							<name>AUPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>AUPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON1</name>
					<description>AUPLL configuration register 1</description>
					<addressOffset>0x0184</addressOffset>
					<fields>
						<field>
							<name>AUPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>AUPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>AUPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON2</name>
					<description>AUPLL configuration register 2</description>
					<addressOffset>0x0188</addressOffset>
					<fields>
						<field>
							<name>AUPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON3</name>
					<description>AUPLL configuration register 3</description>
					<addressOffset>0x018C</addressOffset>
					<fields>
						<field>
							<name>AUPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>AUPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>AUPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control. PLL has to be reset if pll_sel_pf is changed.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<description>down spread</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<description>up spread</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_2</name>
									<description>center spread</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_3</name>
									<description>center spread</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON4</name>
					<description>AUPLL configuration register 4</description>
					<addressOffset>0x0190</addressOffset>
					<fields>
						<field>
							<name>AUPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin. pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>AUPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON5</name>
					<description>AUPLL configuration register 5</description>
					<addressOffset>0x0194</addressOffset>
					<fields>
						<field>
							<name>AUPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUPLL_CON6</name>
					<description>AUPLL configuration register 6</description>
					<addressOffset>0x0198</addressOffset>
					<fields>
						<field>
							<name>AUPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>AUPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON0</name>
					<description>CPLL configuration register 0</description>
					<addressOffset>0x01A0</addressOffset>
					<fields>
						<field>
							<name>CPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON1</name>
					<description>CPLL configuration register 1</description>
					<addressOffset>0x01A4</addressOffset>
					<fields>
						<field>
							<name>CPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON2</name>
					<description>CPLL configuration register 2</description>
					<addressOffset>0x01A8</addressOffset>
					<fields>
						<field>
							<name>CPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON3</name>
					<description>CPLL configuration register 3</description>
					<addressOffset>0x01AC</addressOffset>
					<fields>
						<field>
							<name>CPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control. PLL has to be reset if pll_sel_pf is changed.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON4</name>
					<description>CPLL configuration register 4</description>
					<addressOffset>0x01B0</addressOffset>
					<fields>
						<field>
							<name>CPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>AFC is enabled and VCO is calibrated automatically.</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON5</name>
					<description>CPLL configuration register 5</description>
					<addressOffset>0x01B4</addressOffset>
					<fields>
						<field>
							<name>CPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPLL_CON6</name>
					<description>CPLL configuration register 6</description>
					<addressOffset>0x01B8</addressOffset>
					<fields>
						<field>
							<name>CPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON0</name>
					<description>GPLL configuration register 0</description>
					<addressOffset>0x01C0</addressOffset>
					<fields>
						<field>
							<name>GPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON1</name>
					<description>GPLL configuration register 1</description>
					<addressOffset>0x01C4</addressOffset>
					<fields>
						<field>
							<name>GPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>GPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON2</name>
					<description>GPLL configuration register 2</description>
					<addressOffset>0x01C8</addressOffset>
					<fields>
						<field>
							<name>GPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON3</name>
					<description>GPLL configuration register 3</description>
					<addressOffset>0x01CC</addressOffset>
					<fields>
						<field>
							<name>GPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control. PLL has to be reset if pll_sel_pf is changed.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>GPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON4</name>
					<description>GPLL configuration register 4</description>
					<addressOffset>0x01D0</addressOffset>
					<fields>
						<field>
							<name>GPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>GPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON5</name>
					<description>GPLL configuration register 5</description>
					<addressOffset>0x01D4</addressOffset>
					<fields>
						<field>
							<name>GPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPLL_CON6</name>
					<description>GPLL configuration register 6</description>
					<addressOffset>0x01D8</addressOffset>
					<fields>
						<field>
							<name>GPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NPLL_CON0</name>
					<description>Internal PLL mode select register 0</description>
					<addressOffset>0x01E0</addressOffset>
					<fields>
						<field>
							<name>NPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NPLL_CON1</name>
					<description>Internal PLL mode select register 1</description>
					<addressOffset>0x01E4</addressOffset>
					<fields>
						<field>
							<name>NPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>NPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NPLL_CON4</name>
					<description>Internal PLL mode select register 4</description>
					<addressOffset>0x01F0</addressOffset>
					<fields>
						<field>
							<name>NPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>NPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_ICP</name>
							<description>Charge-pump current control signal.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NPLL_CON5</name>
					<description>Internal PLL mode select register 5</description>
					<addressOffset>0x01F4</addressOffset>
					<fields>
						<field>
							<name>NPLL_LOCK_CON_DLY</name>
							<description>LOCK_CON_DLY: Lock detector setting of the detection resolution.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>NPLL_LOCK_CON_OUT</name>
							<description>LOCK_CON_OUT: Lock detector setting of the output margin.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>NPLL_LOCK_CON_IN</name>
							<description>LOCK_CON_IN: Lock detector setting of the input margin.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>NPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>NPLL_CON6</name>
					<description>Internal PLL mode select register 6</description>
					<addressOffset>0x01F8</addressOffset>
					<fields>
						<field>
							<name>NPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_CON00</name>
					<description>Internal PLL mode select register</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>CLK_NPLL_MODE</name>
							<description>clk_npll_mux clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPLL_MODE</name>
							<description>clk_gpll_mux clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_V0PLL_MODE</name>
							<description>clk_v0pll_mux clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_AUPLL_MODE</name>
							<description>clk_aupll_mux clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CPLL_MODE</name>
							<description>clk_cpll_mux clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_100M_SRC_SEL</name>
							<description>clk_matrix_100m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_100M_SRC_DIV</name>
							<description>Divide clk_matrix_100m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_50M_SRC_SEL</name>
							<description>clk_matrix_50m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_50M_SRC_DIV</name>
							<description>Divide clk_matrix_50m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_200M_SRC_SEL</name>
							<description>clk_matrix_200m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_200M_SRC_DIV</name>
							<description>Divide clk_matrix_200m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_150M_SRC_SEL</name>
							<description>clk_matrix_150m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_150M_SRC_DIV</name>
							<description>Divide clk_matrix_150m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_300M_SRC_SEL</name>
							<description>clk_matrix_300m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_300M_SRC_DIV</name>
							<description>Divide clk_matrix_300m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_250M_SRC_SEL</name>
							<description>clk_matrix_250m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_250M_SRC_DIV</name>
							<description>Divide clk_matrix_250m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON03</name>
					<description>Internal clock select and division register 3</description>
					<addressOffset>0x030C</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_400M_SRC_SEL</name>
							<description>clk_matrix_400m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_400M_SRC_DIV</name>
							<description>Divide clk_matrix_400m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_350M_SRC_SEL</name>
							<description>clk_matrix_350m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_350M_SRC_DIV</name>
							<description>Divide clk_matrix_350m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON04</name>
					<description>Internal clock select and division register 4</description>
					<addressOffset>0x0310</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_500M_SRC_SEL</name>
							<description>clk_matrix_500m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_500M_SRC_DIV</name>
							<description>Divide clk_matrix_500m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_450M_SRC_SEL</name>
							<description>clk_matrix_450m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_450M_SRC_DIV</name>
							<description>NP5 division register. Divide clk_matrix_450m_src by ((2 * div_con + 3) / 2).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON05</name>
					<description>Internal clock select and division register 5</description>
					<addressOffset>0x0314</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_650M_SRC_SEL</name>
							<description>clk_matrix_650m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_LPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_650M_SRC_DIV</name>
							<description>Divide clk_matrix_650m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_600M_SRC_SEL</name>
							<description>clk_matrix_600m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_600M_SRC_DIV</name>
							<description>Divide clk_matrix_600m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON06</name>
					<description>Internal clock select and division register 6</description>
					<addressOffset>0x0318</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_800M_SRC_SEL</name>
							<description>clk_matrix_800m_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_800M_SRC_DIV</name>
							<description>Divide clk_matrix_800m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_700M_SRC_SEL</name>
							<description>clk_matrix_700m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_700M_SRC_DIV</name>
							<description>Divide clk_matrix_700m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON07</name>
					<description>Internal clock select and division register 7</description>
					<addressOffset>0x031C</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_1200M_SRC_SEL</name>
							<description>clk_matrix_1200m_src clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_1200M_SRC_DIV</name>
							<description>Divide clk_matrix_1200m_src by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_1000M_SRC_SEL</name>
							<description>clk_matrix_1000m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_1000M_SRC_DIV</name>
							<description>NP5 division register. Divide clk_matrix_1000m_src by ((2 * div_con + 3) / 2).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON08</name>
					<description>Internal clock select and division register 8</description>
					<addressOffset>0x0320</addressOffset>
					<fields>
						<field>
							<name>ACLK_LOW_TOP_ROOT_SEL</name>
							<description>aclk_low_top_root clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_DIV</name>
							<description>Divide aclk_low_top_root by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_SEL</name>
							<description>pclk_top_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_SEL</name>
							<description>aclk_top_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_DIV</name>
							<description>Divide aclk_top_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON09</name>
					<description>Internal clock select and division register 9</description>
					<addressOffset>0x0324</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_S400_ROOT_SEL</name>
							<description>aclk_top_s400_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_SEL</name>
							<description>aclk_top_s200_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_SEL</name>
							<description>aclk_top_m400_root clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_SEL</name>
							<description>aclk_top_m500_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_500M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_300M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_SEL</name>
							<description>aclk_top_m300_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_300M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON10</name>
					<description>Internal clock select and division register 10</description>
					<addressOffset>0x0328</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_GRP0_SEL</name>
							<description>clk_testout_grp0 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_TOP</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_GPU</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_NPU</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_SEL</name>
							<description>clk_testout clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_TESTOUT_GRP0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_B0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_B1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_L</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_DDR01</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_TESTOUT_DDR23</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_TOP_SEL</name>
							<description>clk_testout_top clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_TOP_DIV</name>
							<description>Divide clk_testout_top by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON15</name>
					<description>Internal clock select and division register 15</description>
					<addressOffset>0x033C</addressOffset>
					<fields>
						<field>
							<name>REFCLKO25M_ETH0_OUT_SEL</name>
							<description>refclko25m_eth0_out clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLKO25M_ETH0_OUT_DIV</name>
							<description>Divide refclko25m_eth0_out by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>MCLK_GMAC0_OUT_SEL</name>
							<description>mclk_gmac0_out clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_GMAC0_OUT_DIV</name>
							<description>Divide mclk_gmac0_out by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON16</name>
					<description>Internal clock select and division register 16</description>
					<addressOffset>0x0340</addressOffset>
					<fields>
						<field>
							<name>REFCLKO25M_ETH1_OUT_SEL</name>
							<description>refclko25m_eth1_out clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLKO25M_ETH1_OUT_DIV</name>
							<description>Divide refclko25m_eth1_out by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON17</name>
					<description>Internal clock select and division register 17</description>
					<addressOffset>0x0344</addressOffset>
					<fields>
						<field>
							<name>CLK_CIFOUT_OUT_SEL</name>
							<description>clk_cifout_out clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CIFOUT_OUT_DIV</name>
							<description>Divide clk_cifout_out by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON18</name>
					<description>Internal clock select and division register 18</description>
					<addressOffset>0x0348</addressOffset>
					<fields>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M0_SEL</name>
							<description>clk_mipi_camaraout_m0 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M0_DIV</name>
							<description>Divide clk_mipi_camaraout_m0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON19</name>
					<description>Internal clock select and division register 19</description>
					<addressOffset>0x034C</addressOffset>
					<fields>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M1_SEL</name>
							<description>clk_mipi_camaraout_m1 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M1_DIV</name>
							<description>Divide clk_mipi_camaraout_m1 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON20</name>
					<description>Internal clock select and division register 20</description>
					<addressOffset>0x0350</addressOffset>
					<fields>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M2_SEL</name>
							<description>clk_mipi_camaraout_m2 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M2_DIV</name>
							<description>Divide clk_mipi_camaraout_m2 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON21</name>
					<description>Internal clock select and division register 21</description>
					<addressOffset>0x0354</addressOffset>
					<fields>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M3_SEL</name>
							<description>clk_mipi_camaraout_m3 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M3_DIV</name>
							<description>Divide clk_mipi_camaraout_m3 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON22</name>
					<description>Internal clock select and division register 22</description>
					<addressOffset>0x0358</addressOffset>
					<fields>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M4_SEL</name>
							<description>clk_mipi_camaraout_m4 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMARAOUT_M4_DIV</name>
							<description>Divide clk_mipi_camaraout_m4 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON24</name>
					<description>Internal clock select and division register 24</description>
					<addressOffset>0x0360</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S0_8CH_TX_SRC_SEL</name>
							<description>clk_i2s0_8ch_tx_src clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s0_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_SEL</name>
							<description>pclk_audio_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_SEL</name>
							<description>hclk_audio_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON25</name>
					<description>Internal clock select and division register 25</description>
					<addressOffset>0x0364</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S0_8CH_TX_FRAC_DIV</name>
							<description>clk_i2s0_8ch_tx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON26</name>
					<description>Internal clock select and division register 26</description>
					<addressOffset>0x0368</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S0_8CH_RX_SRC_SEL</name>
							<description>clk_i2s0_8ch_rx_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s0_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S0_8CH_TX_SEL</name>
							<description>mclk_i2s0_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S0_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S0_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON27</name>
					<description>Internal clock select and division register 27</description>
					<addressOffset>0x036C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S0_8CH_RX_FRAC_DIV</name>
							<description>clk_i2s0_8ch_rx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON28</name>
					<description>Internal clock select and division register 28</description>
					<addressOffset>0x0370</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S2_2CH_SRC_SEL</name>
							<description>clk_i2s2_2ch_src clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S2_2CH_SRC_DIV</name>
							<description>Divide clk_i2s2_2ch_src by (div_con + 1).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>I2S0_8CH_MCLKOUT_SEL</name>
							<description>i2s0_8ch_mclkout clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>MCLK_I2S0_8CH_TX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCLK_I2S0_8CH_RX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S0_8CH_RX_SEL</name>
							<description>mclk_i2s0_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S0_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S0_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON29</name>
					<description>Internal clock select and division register 29</description>
					<addressOffset>0x0374</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S2_2CH_FRAC_DIV</name>
							<description>clk_i2s2_2ch_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON30</name>
					<description>Internal clock select and division register 30</description>
					<addressOffset>0x0378</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S3_2CH_SRC_SEL</name>
							<description>clk_i2s3_2ch_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S3_2CH_SRC_DIV</name>
							<description>Divide clk_i2s3_2ch_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>I2S2_2CH_MCLKOUT_SEL</name>
							<description>i2s2_2ch_mclkout clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>MCLK_I2S2_2CH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S2_2CH_SEL</name>
							<description>mclk_i2s2_2ch clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S2_2CH_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S2_2CH_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON31</name>
					<description>Internal clock select and division register 31</description>
					<addressOffset>0x037C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S3_2CH_FRAC_DIV</name>
							<description>clk_i2s3_2ch_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON32</name>
					<description>Internal clock select and division register 32</description>
					<addressOffset>0x0380</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF0_SRC_SEL</name>
							<description>clk_spdif0_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF0_SRC_DIV</name>
							<description>Divide clk_spdif0_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>I2S3_2CH_MCLKOUT_SEL</name>
							<description>i2s3_2ch_mclkout clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>MCLK_I2S3_2CH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S3_2CH_SEL</name>
							<description>mclk_i2s3_2ch clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S3_2CH_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S3_2CH_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON33</name>
					<description>Internal clock select and division register 33</description>
					<addressOffset>0x0384</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF0_FRAC_DIV</name>
							<description>clk_spdif0_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON34</name>
					<description>Internal clock select and division register 34</description>
					<addressOffset>0x0388</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF1_SRC_SEL</name>
							<description>clk_spdif1_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF1_SRC_DIV</name>
							<description>Divide clk_spdif1_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIF0_SEL</name>
							<description>mclk_spdif0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF0_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF0_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON35</name>
					<description>Internal clock select and division register 35</description>
					<addressOffset>0x038C</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF1_FRAC_DIV</name>
							<description>clk_spdif1_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON36</name>
					<description>Internal clock select and division register 36</description>
					<addressOffset>0x0390</addressOffset>
					<fields>
						<field>
							<name>MCLK_PDM1_SEL</name>
							<description>mclk_pdm1 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_PDM1_DIV</name>
							<description>Divide mclk_pdm1 by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIF1_SEL</name>
							<description>mclk_spdif1 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF1_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF1_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON38</name>
					<description>Internal clock select and division register 38</description>
					<addressOffset>0x0398</addressOffset>
					<fields>
						<field>
							<name>CLK_I2C8_SEL</name>
							<description>clk_i2c8 clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C7_SEL</name>
							<description>clk_i2c7 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C6_SEL</name>
							<description>clk_i2c6 clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C5_SEL</name>
							<description>clk_i2c5 clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C4_SEL</name>
							<description>clk_i2c4 clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C3_SEL</name>
							<description>clk_i2c3 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C2_SEL</name>
							<description>clk_i2c2 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C1_SEL</name>
							<description>clk_i2c1 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_SEL</name>
							<description>aclk_bus_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_DIV</name>
							<description>Divide aclk_bus_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON39</name>
					<description>Internal clock select and division register 39</description>
					<addressOffset>0x039C</addressOffset>
					<fields>
						<field>
							<name>CLK_CAN1_SEL</name>
							<description>clk_can1 clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN1_DIV</name>
							<description>Divide clk_can1 by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CAN0_SEL</name>
							<description>clk_can0 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN0_DIV</name>
							<description>Divide clk_can0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON40</name>
					<description>Internal clock select and division register 40</description>
					<addressOffset>0x03A0</addressOffset>
					<fields>
						<field>
							<name>CLK_SARADC_SEL</name>
							<description>clk_saradc clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SARADC_DIV</name>
							<description>Divide clk_saradc by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>CLK_CAN2_SEL</name>
							<description>clk_can2 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN2_DIV</name>
							<description>Divide clk_can2 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON41</name>
					<description>Internal clock select and division register 41</description>
					<addressOffset>0x03A4</addressOffset>
					<fields>
						<field>
							<name>CLK_UART1_SRC_SEL</name>
							<description>clk_uart1_src clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART1_SRC_DIV</name>
							<description>Divide clk_uart1_src by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_TSADC_SEL</name>
							<description>clk_tsadc clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TSADC_DIV</name>
							<description>Divide clk_tsadc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON42</name>
					<description>Internal clock select and division register 42</description>
					<addressOffset>0x03A8</addressOffset>
					<fields>
						<field>
							<name>CLK_UART1_FRAC_DIV</name>
							<description>clk_uart1_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON43</name>
					<description>Internal clock select and division register 43</description>
					<addressOffset>0x03AC</addressOffset>
					<fields>
						<field>
							<name>CLK_UART2_SRC_SEL</name>
							<description>clk_uart2_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART2_SRC_DIV</name>
							<description>Divide clk_uart2_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART1_SEL</name>
							<description>sclk_uart1 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART1_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART1_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON44</name>
					<description>Internal clock select and division register 44</description>
					<addressOffset>0x03B0</addressOffset>
					<fields>
						<field>
							<name>CLK_UART2_FRAC_DIV</name>
							<description>clk_uart2_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON45</name>
					<description>Internal clock select and division register 45</description>
					<addressOffset>0x03B4</addressOffset>
					<fields>
						<field>
							<name>CLK_UART3_SRC_SEL</name>
							<description>clk_uart3_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART3_SRC_DIV</name>
							<description>Divide clk_uart3_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART2_SEL</name>
							<description>sclk_uart2 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART2_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART2_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON46</name>
					<description>Internal clock select and division register 46</description>
					<addressOffset>0x03B8</addressOffset>
					<fields>
						<field>
							<name>CLK_UART3_FRAC_DIV</name>
							<description>clk_uart3_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON47</name>
					<description>Internal clock select and division register 47</description>
					<addressOffset>0x03BC</addressOffset>
					<fields>
						<field>
							<name>CLK_UART4_SRC_SEL</name>
							<description>clk_uart4_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART4_SRC_DIV</name>
							<description>Divide clk_uart4_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART3_SEL</name>
							<description>sclk_uart3 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART3_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART3_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON48</name>
					<description>Internal clock select and division register 48</description>
					<addressOffset>0x03C0</addressOffset>
					<fields>
						<field>
							<name>CLK_UART4_FRAC_DIV</name>
							<description>clk_uart4_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON49</name>
					<description>Internal clock select and division register 49</description>
					<addressOffset>0x03C4</addressOffset>
					<fields>
						<field>
							<name>CLK_UART5_SRC_SEL</name>
							<description>clk_uart5_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART5_SRC_DIV</name>
							<description>Divide clk_uart5_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART4_SEL</name>
							<description>sclk_uart4 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART4_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART4_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON50</name>
					<description>Internal clock select and division register 50</description>
					<addressOffset>0x03C8</addressOffset>
					<fields>
						<field>
							<name>CLK_UART5_FRAC_DIV</name>
							<description>clk_uart5_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON51</name>
					<description>Internal clock select and division register 51</description>
					<addressOffset>0x03CC</addressOffset>
					<fields>
						<field>
							<name>CLK_UART6_SRC_SEL</name>
							<description>clk_uart6_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART6_SRC_DIV</name>
							<description>Divide clk_uart6_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART5_SEL</name>
							<description>sclk_uart5 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART5_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART5_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON52</name>
					<description>Internal clock select and division register 52</description>
					<addressOffset>0x03D0</addressOffset>
					<fields>
						<field>
							<name>CLK_UART6_FRAC_DIV</name>
							<description>clk_uart6_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON53</name>
					<description>Internal clock select and division register 53</description>
					<addressOffset>0x03D4</addressOffset>
					<fields>
						<field>
							<name>CLK_UART7_SRC_SEL</name>
							<description>clk_uart7_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART7_SRC_DIV</name>
							<description>Divide clk_uart7_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART6_SEL</name>
							<description>sclk_uart6 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART6_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART6_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON54</name>
					<description>Internal clock select and division register 54</description>
					<addressOffset>0x03D8</addressOffset>
					<fields>
						<field>
							<name>CLK_UART7_FRAC_DIV</name>
							<description>clk_uart7_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON55</name>
					<description>Internal clock select and division register 55</description>
					<addressOffset>0x03DC</addressOffset>
					<fields>
						<field>
							<name>CLK_UART8_SRC_SEL</name>
							<description>clk_uart8_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART8_SRC_DIV</name>
							<description>Divide clk_uart8_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART7_SEL</name>
							<description>sclk_uart7 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART7_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART7_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON56</name>
					<description>Internal clock select and division register 56</description>
					<addressOffset>0x03E0</addressOffset>
					<fields>
						<field>
							<name>CLK_UART8_FRAC_DIV</name>
							<description>clk_uart8_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON57</name>
					<description>Internal clock select and division register 57</description>
					<addressOffset>0x03E4</addressOffset>
					<fields>
						<field>
							<name>CLK_UART9_SRC_SEL</name>
							<description>clk_uart9_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART9_SRC_DIV</name>
							<description>Divide clk_uart9_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_UART8_SEL</name>
							<description>sclk_uart8 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART8_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART8_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON58</name>
					<description>Internal clock select and division register 58</description>
					<addressOffset>0x03E8</addressOffset>
					<fields>
						<field>
							<name>CLK_UART9_FRAC_DIV</name>
							<description>clk_uart9_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON59</name>
					<description>Internal clock select and division register 59</description>
					<addressOffset>0x03EC</addressOffset>
					<fields>
						<field>
							<name>CLK_PWM2_SEL</name>
							<description>clk_pwm2 clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM1_SEL</name>
							<description>clk_pwm1 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI4_SEL</name>
							<description>clk_spi4 clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI3_SEL</name>
							<description>clk_spi3 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI2_SEL</name>
							<description>clk_spi2 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI1_SEL</name>
							<description>clk_spi1 clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI0_SEL</name>
							<description>clk_spi0 clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART9_SEL</name>
							<description>sclk_uart9 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART9_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART9_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON60</name>
					<description>Internal clock select and division register 60</description>
					<addressOffset>0x03F0</addressOffset>
					<fields>
						<field>
							<name>DBCLK_GPIO2_SEL</name>
							<description>dbclk_gpio2 clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO2_DIV</name>
							<description>Divide dbclk_gpio2 by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>DBCLK_GPIO1_SEL</name>
							<description>dbclk_gpio1 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO1_DIV</name>
							<description>Divide dbclk_gpio1 by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_BUS_TIMER_ROOT_SEL</name>
							<description>clk_bus_timer_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM3_SEL</name>
							<description>clk_pwm3 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON61</name>
					<description>Internal clock select and division register 61</description>
					<addressOffset>0x03F4</addressOffset>
					<fields>
						<field>
							<name>DBCLK_GPIO4_SEL</name>
							<description>dbclk_gpio4 clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO4_DIV</name>
							<description>Divide dbclk_gpio4 by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>DBCLK_GPIO3_SEL</name>
							<description>dbclk_gpio3 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO3_DIV</name>
							<description>Divide dbclk_gpio3 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON62</name>
					<description>Internal clock select and division register 62</description>
					<addressOffset>0x03F8</addressOffset>
					<fields>
						<field>
							<name>CLK_BISRINTF_PLLSRC_DIV</name>
							<description>Divide clk_bisrintf_pllsrc by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>DCLK_DECOM_SEL</name>
							<description>dclk_decom clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_DECOM_DIV</name>
							<description>Divide dclk_decom by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON63</name>
					<description>Internal clock select and division register 63</description>
					<addressOffset>0x03FC</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_DDR01_SEL</name>
							<description>clk_testout_ddr01 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DFI_CH0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DFI_CH1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_DDR01_DIV</name>
							<description>Divide clk_testout_ddr01 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON65</name>
					<description>Internal clock select and division register 65</description>
					<addressOffset>0x0404</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_DDR23_SEL</name>
							<description>clk_testout_ddr23 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DFI_CH2</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DFI_CH3</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_DDR23_DIV</name>
							<description>Divide clk_testout_ddr23 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON67</name>
					<description>Internal clock select and division register 67</description>
					<addressOffset>0x040C</addressOffset>
					<fields>
						<field>
							<name>CLK_ISP1_CORE_SEL</name>
							<description>clk_isp1_core clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP1_CORE_DIV</name>
							<description>Divide clk_isp1_core by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_SEL</name>
							<description>hclk_isp1_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_SEL</name>
							<description>aclk_isp1_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_DIV</name>
							<description>Divide aclk_isp1_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON73</name>
					<description>Internal clock select and division register 73</description>
					<addressOffset>0x0424</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_NPU_SEL</name>
							<description>clk_testout_npu clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RKNN_DSU0_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPU_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_NPU_DIV</name>
							<description>Divide clk_testout_npu by (div_con + 1).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_SEL</name>
							<description>clk_rknn_dsu0_src_t clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_DIV</name>
							<description>Divide clk_rknn_dsu0_src_t by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_SEL</name>
							<description>hclk_rknn_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON74</name>
					<description>Internal clock select and division register 74</description>
					<addressOffset>0x0428</addressOffset>
					<fields>
						<field>
							<name>CLK_NPU_CM0_RTC_SEL</name>
							<description>clk_npu_cm0_rtc clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPU_CM0_RTC_DIV</name>
							<description>Divide clk_npu_cm0_rtc by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_SEL</name>
							<description>hclk_npu_cm0_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPU_PVTPLL_SEL</name>
							<description>clk_npu_pvtpll clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RKNN_DSU0_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPUTIMER_ROOT_SEL</name>
							<description>clk_nputimer_root clock mux.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_SEL</name>
							<description>pclk_nputop_root clock mux.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SEL</name>
							<description>clk_rknn_dsu0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RKNN_DSU0_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPU_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON77</name>
					<description>Internal clock select and division register 77</description>
					<addressOffset>0x0434</addressOffset>
					<fields>
						<field>
							<name>CCLK_EMMC_SEL</name>
							<description>cclk_emmc clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCLK_EMMC_DIV</name>
							<description>DT50 division register. Divide cclk_emmc by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_SEL</name>
							<description>aclk_nvm_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_DIV</name>
							<description>Divide aclk_nvm_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_SEL</name>
							<description>hclk_nvm_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON78</name>
					<description>Internal clock select and division register 78</description>
					<addressOffset>0x0438</addressOffset>
					<fields>
						<field>
							<name>SCLK_SFC_SEL</name>
							<description>sclk_sfc clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_SFC_DIV</name>
							<description>Divide sclk_sfc by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>BCLK_EMMC_SEL</name>
							<description>bclk_emmc clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BCLK_EMMC_DIV</name>
							<description>Divide bclk_emmc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON80</name>
					<description>Internal clock select and division register 80</description>
					<addressOffset>0x0440</addressOffset>
					<fields>
						<field>
							<name>ACLK_PHP_ROOT_SEL</name>
							<description>aclk_php_root clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_DIV</name>
							<description>Divide aclk_php_root by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_SEL</name>
							<description>aclk_pcie_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_DIV</name>
							<description>Divide aclk_pcie_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_SEL</name>
							<description>pclk_php_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON81</name>
					<description>Internal clock select and division register 81</description>
					<addressOffset>0x0444</addressOffset>
					<fields>
						<field>
							<name>CLK_GMAC1_PTP_REF_SEL</name>
							<description>clk_gmac1_ptp_ref clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GMAC1_PTPREFO</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC1_PTP_REF_DIV</name>
							<description>Divide clk_gmac1_ptp_ref by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CLK_GMAC0_PTP_REF_SEL</name>
							<description>clk_gmac0_ptp_ref clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GMAC0_PTPREFO</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC0_PTP_REF_DIV</name>
							<description>Divide clk_gmac0_ptp_ref by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON82</name>
					<description>Internal clock select and division register 82</description>
					<addressOffset>0x0448</addressOffset>
					<fields>
						<field>
							<name>CLK_RXOOB1_SEL</name>
							<description>clk_rxoob1 clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RXOOB1_DIV</name>
							<description>Divide clk_rxoob1 by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>CLK_RXOOB0_SEL</name>
							<description>clk_rxoob0 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RXOOB0_DIV</name>
							<description>Divide clk_rxoob0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON83</name>
					<description>Internal clock select and division register 83</description>
					<addressOffset>0x044C</addressOffset>
					<fields>
						<field>
							<name>CLK_GMAC_125M_CRU_I_SEL</name>
							<description>clk_gmac_125m_cru_i clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC_125M_CRU_I_DIV</name>
							<description>Divide clk_gmac_125m_cru_i by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>CLK_RXOOB2_SEL</name>
							<description>clk_rxoob2 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RXOOB2_DIV</name>
							<description>Divide clk_rxoob2 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON84</name>
					<description>Internal clock select and division register 84</description>
					<addressOffset>0x0450</addressOffset>
					<fields>
						<field>
							<name>CLK_UTMI_OTG2_SEL</name>
							<description>clk_utmi_otg2 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UTMI_OTG2_DIV</name>
							<description>Divide clk_utmi_otg2 by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CLK_GMAC_50M_CRU_I_SEL</name>
							<description>clk_gmac_50m_cru_i clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC_50M_CRU_I_DIV</name>
							<description>Divide clk_gmac_50m_cru_i by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON85</name>
					<description>Internal clock select and division register 85</description>
					<addressOffset>0x0454</addressOffset>
					<fields>
						<field>
							<name>CLK_GMAC1_TX_125M_O_DIV</name>
							<description>Divide clk_gmac1_tx_125m_o by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CLK_GMAC0_TX_125M_O_DIV</name>
							<description>Divide clk_gmac0_tx_125m_o by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON89</name>
					<description>Internal clock select and division register 89</description>
					<addressOffset>0x0464</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC_CCU_SEL</name>
							<description>aclk_rkvdec_ccu clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_DIV</name>
							<description>Divide aclk_rkvdec_ccu by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_SEL</name>
							<description>aclk_rkvdec0_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_DIV</name>
							<description>Divide aclk_rkvdec0_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_SEL</name>
							<description>hclk_rkvdec0_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON90</name>
					<description>Internal clock select and division register 90</description>
					<addressOffset>0x0468</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC0_HEVC_CA_SEL</name>
							<description>clk_rkvdec0_hevc_ca clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_1000M_SRC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC0_HEVC_CA_DIV</name>
							<description>Divide clk_rkvdec0_hevc_ca by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_RKVDEC0_CA_SEL</name>
							<description>clk_rkvdec0_ca clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC0_CA_DIV</name>
							<description>Divide clk_rkvdec0_ca by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON91</name>
					<description>Internal clock select and division register 91</description>
					<addressOffset>0x046C</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC0_CORE_SEL</name>
							<description>clk_rkvdec0_core clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC0_CORE_DIV</name>
							<description>Divide clk_rkvdec0_core by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON93</name>
					<description>Internal clock select and division register 93</description>
					<addressOffset>0x0474</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC1_CA_SEL</name>
							<description>clk_rkvdec1_ca clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC1_CA_DIV</name>
							<description>Divide clk_rkvdec1_ca by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_SEL</name>
							<description>aclk_rkvdec1_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_DIV</name>
							<description>Divide aclk_rkvdec1_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_SEL</name>
							<description>hclk_rkvdec1_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON94</name>
					<description>Internal clock select and division register 94</description>
					<addressOffset>0x0478</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC1_CORE_SEL</name>
							<description>clk_rkvdec1_core clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC1_CORE_DIV</name>
							<description>Divide clk_rkvdec1_core by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_RKVDEC1_HEVC_CA_SEL</name>
							<description>clk_rkvdec1_hevc_ca clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_1000M_SRC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC1_HEVC_CA_DIV</name>
							<description>Divide clk_rkvdec1_hevc_ca by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON96</name>
					<description>Internal clock select and division register 96</description>
					<addressOffset>0x0480</addressOffset>
					<fields>
						<field>
							<name>HCLK_USB_ROOT_SEL</name>
							<description>hclk_usb_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_SEL</name>
							<description>aclk_usb_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_DIV</name>
							<description>Divide aclk_usb_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON98</name>
					<description>Internal clock select and division register 98</description>
					<addressOffset>0x0488</addressOffset>
					<fields>
						<field>
							<name>HCLK_VDPU_ROOT_SEL</name>
							<description>hclk_vdpu_root clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_SEL</name>
							<description>aclk_vdpu_low_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_SEL</name>
							<description>aclk_vdpu_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_DIV</name>
							<description>Divide aclk_vdpu_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON99</name>
					<description>Internal clock select and division register 99</description>
					<addressOffset>0x048C</addressOffset>
					<fields>
						<field>
							<name>CLK_IEP2P0_CORE_SEL</name>
							<description>clk_iep2p0_core clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_IEP2P0_CORE_DIV</name>
							<description>Divide clk_iep2p0_core by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_SEL</name>
							<description>aclk_jpeg_decoder_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_DIV</name>
							<description>Divide aclk_jpeg_decoder_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON100</name>
					<description>Internal clock select and division register 100</description>
					<addressOffset>0x0490</addressOffset>
					<fields>
						<field>
							<name>CLK_RGA3_0_CORE_SEL</name>
							<description>clk_rga3_0_core clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RGA3_0_CORE_DIV</name>
							<description>Divide clk_rga3_0_core by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_RGA2_CORE_SEL</name>
							<description>clk_rga2_core clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RGA2_CORE_DIV</name>
							<description>Divide clk_rga2_core by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON102</name>
					<description>Internal clock select and division register 102</description>
					<addressOffset>0x0498</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVENC0_CORE_SEL</name>
							<description>clk_rkvenc0_core clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVENC0_CORE_DIV</name>
							<description>Divide clk_rkvenc0_core by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_SEL</name>
							<description>aclk_rkvenc0_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_DIV</name>
							<description>Divide aclk_rkvenc0_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_SEL</name>
							<description>hclk_rkvenc0_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON104</name>
					<description>Internal clock select and division register 104</description>
					<addressOffset>0x04A0</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVENC1_CORE_SEL</name>
							<description>clk_rkvenc1_core clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVENC1_CORE_DIV</name>
							<description>Divide clk_rkvenc1_core by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_SEL</name>
							<description>aclk_rkvenc1_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_DIV</name>
							<description>Divide aclk_rkvenc1_root by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_SEL</name>
							<description>hclk_rkvenc1_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON106</name>
					<description>Internal clock select and division register 106</description>
					<addressOffset>0x04A8</addressOffset>
					<fields>
						<field>
							<name>PCLK_VI_ROOT_SEL</name>
							<description>pclk_vi_root clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_ROOT_SEL</name>
							<description>hclk_vi_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_SEL</name>
							<description>aclk_vi_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_DIV</name>
							<description>Divide aclk_vi_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON107</name>
					<description>Internal clock select and division register 107</description>
					<addressOffset>0x04AC</addressOffset>
					<fields>
						<field>
							<name>CLK_ISP0_CORE_SEL</name>
							<description>clk_isp0_core clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP0_CORE_DIV</name>
							<description>Divide clk_isp0_core by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>DCLK_VICAP_SEL</name>
							<description>dclk_vicap clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VICAP_DIV</name>
							<description>Divide dclk_vicap by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON108</name>
					<description>Internal clock select and division register 108</description>
					<addressOffset>0x04B0</addressOffset>
					<fields>
						<field>
							<name>ICLK_CSIHOST01_SEL</name>
							<description>iclk_csihost01 clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_FISHEYE1_CORE_SEL</name>
							<description>clk_fisheye1_core clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_FISHEYE1_CORE_DIV</name>
							<description>Divide clk_fisheye1_core by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_FISHEYE0_CORE_SEL</name>
							<description>clk_fisheye0_core clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_FISHEYE0_CORE_DIV</name>
							<description>Divide clk_fisheye0_core by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON110</name>
					<description>Internal clock select and division register 110</description>
					<addressOffset>0x04B8</addressOffset>
					<fields>
						<field>
							<name>PCLK_VOP_ROOT_SEL</name>
							<description>pclk_vop_root clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_SEL</name>
							<description>hclk_vop_root clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_SEL</name>
							<description>aclk_vop_low_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_SEL</name>
							<description>aclk_vop_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_DIV</name>
							<description>Divide aclk_vop_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON111</name>
					<description>Internal clock select and division register 111</description>
					<addressOffset>0x04BC</addressOffset>
					<fields>
						<field>
							<name>DCLK_VP1_SRC_SEL</name>
							<description>dclk_vp1_src clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP1_SRC_DIV</name>
							<description>Divide dclk_vp1_src by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>DCLK_VP0_SRC_SEL</name>
							<description>dclk_vp0_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP0_SRC_DIV</name>
							<description>Divide dclk_vp0_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON112</name>
					<description>Internal clock select and division register 112</description>
					<addressOffset>0x04C0</addressOffset>
					<fields>
						<field>
							<name>DCLK_VP2_SEL</name>
							<description>dclk_vp2 clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DCLK_VP2_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL0_O</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL1_O</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP1_SEL</name>
							<description>dclk_vp1 clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DCLK_VP1_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL0_O</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL1_O</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP0_SEL</name>
							<description>dclk_vp0 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DCLK_VP0_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL0_O</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIPHY_PIXEL1_O</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP2_SRC_SEL</name>
							<description>dclk_vp2_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP2_SRC_DIV</name>
							<description>Divide dclk_vop2_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON113</name>
					<description>Internal clock select and division register 113</description>
					<addressOffset>0x04C4</addressOffset>
					<fields>
						<field>
							<name>DCLK_VP3_SEL</name>
							<description>dclk_vp3 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP3_DIV</name>
							<description>Divide dclk_vp3 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON114</name>
					<description>Internal clock select and division register 114</description>
					<addressOffset>0x04C8</addressOffset>
					<fields>
						<field>
							<name>CLK_DSIHOST0_SEL</name>
							<description>clk_dsihost0 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DSIHOST0_DIV</name>
							<description>Divide clk_dsihost0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON115</name>
					<description>Internal clock select and division register 115</description>
					<addressOffset>0x04CC</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_SUB_SRC_SEL</name>
							<description>aclk_vop_sub_src clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACLK_VOP_ROOT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACLK_VOP_DIV2_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DSIHOST1_SEL</name>
							<description>clk_dsihost1 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_V0PLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DSIHOST1_DIV</name>
							<description>Divide clk_dsihost1 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON116</name>
					<description>Internal clock select and division register 116</description>
					<addressOffset>0x04D0</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO0_S_ROOT_SEL</name>
							<description>pclk_vo0_s_root clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_SEL</name>
							<description>pclk_vo0_root clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_SEL</name>
							<description>hclk_vo0_s_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_SEL</name>
							<description>hclk_vo0_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_SEL</name>
							<description>aclk_vo0_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_DIV</name>
							<description>Divide aclk_vo0_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON117</name>
					<description>Internal clock select and division register 117</description>
					<addressOffset>0x04D4</addressOffset>
					<fields>
						<field>
							<name>CLK_AUX16MHZ_1_DIV</name>
							<description>Divide clk_aux16mhz_1 by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_AUX16MHZ_0_DIV</name>
							<description>Divide clk_aux16mhz_0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON118</name>
					<description>Internal clock select and division register 118</description>
					<addressOffset>0x04D8</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S4_8CH_TX_SRC_SEL</name>
							<description>clk_i2s4_8ch_tx_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S4_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s4_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON119</name>
					<description>Internal clock select and division register 119</description>
					<addressOffset>0x04DC</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S4_8CH_TX_FRAC_DIV</name>
							<description>clk_i2s4_8ch_tx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON120</name>
					<description>Internal clock select and division register 120</description>
					<addressOffset>0x04E0</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S8_8CH_TX_SRC_SEL</name>
							<description>clk_i2s8_8ch_tx_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S8_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s8_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S4_8CH_TX_SEL</name>
							<description>mclk_i2s4_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S4_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S4_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S4_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON121</name>
					<description>Internal clock select and division register 121</description>
					<addressOffset>0x04E4</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S8_8CH_TX_FRAC_DIV</name>
							<description>clk_i2s8_8ch_tx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON122</name>
					<description>Internal clock select and division register 122</description>
					<addressOffset>0x04E8</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF2_DP0_SRC_SEL</name>
							<description>clk_spdif2_dp0_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF2_DP0_SRC_DIV</name>
							<description>Divide clk_spdif2_dp0_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S8_8CH_TX_SEL</name>
							<description>mclk_i2s8_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S8_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S8_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S8_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON123</name>
					<description>Internal clock select and division register 123</description>
					<addressOffset>0x04EC</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF2_DP0_FRAC_DIV</name>
							<description>clk_spdif2_dp0_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON124</name>
					<description>Internal clock select and division register 124</description>
					<addressOffset>0x04F0</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF5_DP1_SRC_SEL</name>
							<description>clk_spdif5_dp1_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF5_DP1_SRC_DIV</name>
							<description>Divide clk_spdif5_dp1_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_4X_SPDIF2_DP0_SEL</name>
							<description>mclk_4x_spdif2_dp0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF2_DP0_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF2_DP0_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON125</name>
					<description>Internal clock select and division register 125</description>
					<addressOffset>0x04F4</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF5_DP1_FRAC_DIV</name>
							<description>clk_spdif5_dp1_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON126</name>
					<description>Internal clock select and division register 126</description>
					<addressOffset>0x04F8</addressOffset>
					<fields>
						<field>
							<name>MCLK_4X_SPDIF5_DP1_SEL</name>
							<description>mclk_4x_spdif5_dp1 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF5_DP1_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF5_DP1_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON128</name>
					<description>Internal clock select and division register 128</description>
					<addressOffset>0x0500</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1_ROOT_SEL</name>
							<description>hclk_vo1_root clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_SEL</name>
							<description>aclk_hdmirx_root clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_DIV</name>
							<description>Divide aclk_hdmirx_root by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_SEL</name>
							<description>aclk_hdcp1_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMITRX_REFSRC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_DIV</name>
							<description>Divide aclk_hdcp1_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON129</name>
					<description>Internal clock select and division register 129</description>
					<addressOffset>0x0504</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S7_8CH_RX_SRC_SEL</name>
							<description>clk_i2s7_8ch_rx_src clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S7_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s7_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_SEL</name>
							<description>pclk_vo1_s_root clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_SEL</name>
							<description>pclk_vo1_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_SEL</name>
							<description>hclk_vo1_s_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON130</name>
					<description>Internal clock select and division register 130</description>
					<addressOffset>0x0508</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S7_8CH_RX_FRAC_DIV</name>
							<description>clk_i2s7_8ch_rx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON131</name>
					<description>Internal clock select and division register 131</description>
					<addressOffset>0x050C</addressOffset>
					<fields>
						<field>
							<name>MCLK_I2S7_8CH_RX_SEL</name>
							<description>mclk_i2s7_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S7_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S7_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S7_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON133</name>
					<description>Internal clock select and division register 133</description>
					<addressOffset>0x0514</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMITX0_EARC_SEL</name>
							<description>clk_hdmitx0_earc clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITX0_EARC_DIV</name>
							<description>Divide clk_hdmitx0_earc by (div_con + 1).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON136</name>
					<description>Internal clock select and division register 136</description>
					<addressOffset>0x0520</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMITX1_EARC_SEL</name>
							<description>clk_hdmitx1_earc clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITX1_EARC_DIV</name>
							<description>Divide clk_hdmitx1_earc by (div_con + 1).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON138</name>
					<description>Internal clock select and division register 138</description>
					<addressOffset>0x0528</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMIRX_AUD_SRC_SEL</name>
							<description>clk_hdmirx_aud_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_AUD_SRC_DIV</name>
							<description>Divide clk_hdmirx_aud_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON139</name>
					<description>Internal clock select and division register 139</description>
					<addressOffset>0x052C</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMIRX_AUD_FRAC_DIV</name>
							<description>clk_hdmirx_aud_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON140</name>
					<description>Internal clock select and division register 140</description>
					<addressOffset>0x0530</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S5_8CH_TX_SRC_SEL</name>
							<description>clk_i2s5_8ch_tx_src clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S5_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s5_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_EDP1_200M_SEL</name>
							<description>clk_edp1_200m clock mux.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EDP0_200M_SEL</name>
							<description>clk_edp0_200m clock mux.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_AUD_SEL</name>
							<description>clk_hdmirx_aud clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_HDMIRX_AUD_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_HDMIRX_AUD_FRAC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON141</name>
					<description>Internal clock select and division register 141</description>
					<addressOffset>0x0534</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S5_8CH_TX_FRAC_DIV</name>
							<description>clk_i2s5_8ch_tx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON142</name>
					<description>Internal clock select and division register 142</description>
					<addressOffset>0x0538</addressOffset>
					<fields>
						<field>
							<name>MCLK_I2S5_8CH_TX_SEL</name>
							<description>mclk_i2s5_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S5_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S5_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S5_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON144</name>
					<description>Internal clock select and division register 144</description>
					<addressOffset>0x0540</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S6_8CH_TX_SRC_SEL</name>
							<description>clk_i2s6_8ch_tx_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s6_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON145</name>
					<description>Internal clock select and division register 145</description>
					<addressOffset>0x0544</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S6_8CH_TX_FRAC_DIV</name>
							<description>clk_i2s6_8ch_tx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON146</name>
					<description>Internal clock select and division register 146</description>
					<addressOffset>0x0548</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S6_8CH_RX_SRC_SEL</name>
							<description>clk_i2s6_8ch_rx_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s6_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S6_8CH_TX_SEL</name>
							<description>mclk_i2s6_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S6_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S6_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S6_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON147</name>
					<description>Internal clock select and division register 147</description>
					<addressOffset>0x054C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S6_8CH_RX_FRAC_DIV</name>
							<description>clk_i2s6_8ch_rx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON148</name>
					<description>Internal clock select and division register 148</description>
					<addressOffset>0x0550</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF3_SRC_SEL</name>
							<description>clk_spdif3_src clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF3_SRC_DIV</name>
							<description>Divide clk_spdif3_src by (div_con + 1).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>I2S6_8CH_MCLKOUT_SEL</name>
							<description>i2s6_8ch_mclkout clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>MCLK_I2S6_8CH_TX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCLK_I2S6_8CH_RX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S6_8CH_RX_SEL</name>
							<description>mclk_i2s6_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S6_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S6_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S6_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON149</name>
					<description>Internal clock select and division register 149</description>
					<addressOffset>0x0554</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF3_FRAC_DIV</name>
							<description>clk_spdif3_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON150</name>
					<description>Internal clock select and division register 150</description>
					<addressOffset>0x0558</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF4_SRC_SEL</name>
							<description>clk_spdif4_src clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF4_SRC_DIV</name>
							<description>Divide clk_spdif4_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIF3_SEL</name>
							<description>mclk_spdif3 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF3_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF3_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON151</name>
					<description>Internal clock select and division register 151</description>
					<addressOffset>0x055C</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF4_FRAC_DIV</name>
							<description>clk_spdif4_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON152</name>
					<description>Internal clock select and division register 152</description>
					<addressOffset>0x0560</addressOffset>
					<fields>
						<field>
							<name>MCLK_SPDIFRX1_SEL</name>
							<description>mclk_spdifrx1 clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIFRX1_DIV</name>
							<description>Divide mclk_spdifrx1 by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIFRX0_SEL</name>
							<description>mclk_spdifrx0 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIFRX0_DIV</name>
							<description>Divide mclk_spdifrx0 by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIF4_SEL</name>
							<description>mclk_spdif4 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPDIF4_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPDIF4_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON153</name>
					<description>Internal clock select and division register 153</description>
					<addressOffset>0x0564</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S9_8CH_RX_SRC_SEL</name>
							<description>clk_i2s9_8ch_rx_src clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S9_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s9_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_SPDIFRX2_SEL</name>
							<description>mclk_spdifrx2 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIFRX2_DIV</name>
							<description>Divide mclk_spdifrx2 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON154</name>
					<description>Internal clock select and division register 154</description>
					<addressOffset>0x0568</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S9_8CH_RX_FRAC_DIV</name>
							<description>clk_i2s9_8ch_rx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON155</name>
					<description>Internal clock select and division register 155</description>
					<addressOffset>0x056C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S10_8CH_RX_SRC_SEL</name>
							<description>clk_i2s10_8ch_rx_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S10_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s10_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S9_8CH_RX_SEL</name>
							<description>mclk_i2s9_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S9_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S9_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S9_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON156</name>
					<description>Internal clock select and division register 156</description>
					<addressOffset>0x0570</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S10_8CH_RX_FRAC_DIV</name>
							<description>clk_i2s10_8ch_rx_frac fraction division register. High 16-bit for numerator Low 16-bit for denominator</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON157</name>
					<description>Internal clock select and division register 157</description>
					<addressOffset>0x0574</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMITRX_REFSRC_SEL</name>
							<description>clk_hdmitrx_refsrc clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITRX_REFSRC_DIV</name>
							<description>NP5 division register. Divide clk_hdmitrx_refsrc by ((2 * div_con + 3) / 2).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S10_8CH_RX_SEL</name>
							<description>mclk_i2s10_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S10_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S10_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S10_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON158</name>
					<description>Internal clock select and division register 158</description>
					<addressOffset>0x0578</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_SRC_SEL</name>
							<description>clk_gpu_src clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPU_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPU_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_GPU_SEL</name>
							<description>clk_testout_gpu clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPU_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPU_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_GPU_DIV</name>
							<description>Divide clk_testout_gpu by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_GPU_SRC_T_SEL</name>
							<description>clk_gpu_src_t clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_NPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_SRC_T_DIV</name>
							<description>Divide clk_gpu_src_t by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON159</name>
					<description>Internal clock select and division register 159</description>
					<addressOffset>0x057C</addressOffset>
					<fields>
						<field>
							<name>ACLK_M0_GPU_BIU_DIV</name>
							<description>Divide aclk_m0_gpu_biu by (div_con + 1).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_S_GPU_BIU_DIV</name>
							<description>Divide aclk_s_gpu_biu by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_GPU_STACKS_DIV</name>
							<description>Divide clk_gpu_stacks by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON160</name>
					<description>Internal clock select and division register 160</description>
					<addressOffset>0x0580</addressOffset>
					<fields>
						<field>
							<name>ACLK_M3_GPU_BIU_DIV</name>
							<description>Divide aclk_m3_gpu_biu by (div_con + 1).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_M2_GPU_BIU_DIV</name>
							<description>Divide aclk_m2_gpu_biu by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLK_M1_GPU_BIU_DIV</name>
							<description>Divide aclk_m1_gpu_biu by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON161</name>
					<description>Internal clock select and division register 161</description>
					<addressOffset>0x0584</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_PVTPLL_SEL</name>
							<description>clk_gpu_pvtpll clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPU_SRC_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_SEL</name>
							<description>pclk_gpu_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON163</name>
					<description>Internal clock select and division register 163</description>
					<addressOffset>0x058C</addressOffset>
					<fields>
						<field>
							<name>PCLK_AV1_ROOT_SEL</name>
							<description>pclk_av1_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_SEL</name>
							<description>aclk_av1_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_DIV</name>
							<description>Divide aclk_av1_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON165</name>
					<description>Internal clock select and division register 165</description>
					<addressOffset>0x0594</addressOffset>
					<fields>
						<field>
							<name>CLK_DDR_TIMER_ROOT_SEL</name>
							<description>clk_ddr_timer_root clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_SEL</name>
							<description>aclk_center_s400_root clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_SEL</name>
							<description>aclk_center_s200_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_SEL</name>
							<description>pclk_center_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_SEL</name>
							<description>hclk_center_root clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_SEL</name>
							<description>aclk_center_low_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_500M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_250M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_SEL</name>
							<description>aclk_center_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_700M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON166</name>
					<description>Internal clock select and division register 166</description>
					<addressOffset>0x0598</addressOffset>
					<fields>
						<field>
							<name>CLK_DDR_CM0_RTC_SEL</name>
							<description>clk_ddr_cm0_rtc clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_CM0_RTC_DIV</name>
							<description>Divide clk_ddr_cm0_rtc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON170</name>
					<description>Internal clock select and division register 170</description>
					<addressOffset>0x05A8</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_SEL</name>
							<description>hclk_vo1usb_top_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_SEL</name>
							<description>aclk_vo1usb_top_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_DIV</name>
							<description>Divide aclk_vo1usb_top_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON172</name>
					<description>Internal clock select and division register 172</description>
					<addressOffset>0x05B0</addressOffset>
					<fields>
						<field>
							<name>CCLK_SRC_SDIO_SEL</name>
							<description>cclk_src_sdio clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCLK_SRC_SDIO_DIV</name>
							<description>DT50 division register. Divide cclk_src_sdio by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_SEL</name>
							<description>hclk_sdio_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON174</name>
					<description>Internal clock select and division register 174</description>
					<addressOffset>0x05B8</addressOffset>
					<fields>
						<field>
							<name>CLK_RGA3_1_CORE_SEL</name>
							<description>clk_rga3_1_core clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RGA3_1_CORE_DIV</name>
							<description>Divide clk_rga3_1_core by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_SEL</name>
							<description>hclk_rga3_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_SEL</name>
							<description>aclk_rga3_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_AUPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_DIV</name>
							<description>Divide aclk_rga3_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON176</name>
					<description>Internal clock select and division register 176</description>
					<addressOffset>0x05C0</addressOffset>
					<fields>
						<field>
							<name>CLK_REF_PIPE_PHY1_PLL_SRC_DIV</name>
							<description>Divide clk_ref_pipe_phy1_pll_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY0_PLL_SRC_DIV</name>
							<description>Divide clk_ref_pipe_phy0_pll_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON177</name>
					<description>Internal clock select and division register 177</description>
					<addressOffset>0x05C4</addressOffset>
					<fields>
						<field>
							<name>CLK_REF_PIPE_PHY2_SEL</name>
							<description>clk_ref_pipe_phy2 clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY2_OSC_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY2_PLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY1_SEL</name>
							<description>clk_ref_pipe_phy1 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY1_OSC_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY1_PLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY0_SEL</name>
							<description>clk_ref_pipe_phy0 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY0_OSC_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_REF_PIPE_PHY0_PLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY2_PLL_SRC_DIV</name>
							<description>Divide clk_ref_pipe_phy2_pll_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_1200M_SRC_EN</name>
							<description>clk_matrix_1200m_src clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_1000M_SRC_EN</name>
							<description>clk_matrix_1000m_src clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_800M_SRC_EN</name>
							<description>clk_matrix_800m_src clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_700M_SRC_EN</name>
							<description>clk_matrix_700m_src clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_650M_SRC_EN</name>
							<description>clk_matrix_650m_src clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_600M_SRC_EN</name>
							<description>clk_matrix_600m_src clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_500M_SRC_EN</name>
							<description>clk_matrix_500m_src clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_450M_SRC_EN</name>
							<description>clk_matrix_450m_src clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_400M_SRC_EN</name>
							<description>clk_matrix_400m_src clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_350M_SRC_EN</name>
							<description>clk_matrix_350m_src clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_300M_SRC_EN</name>
							<description>clk_matrix_300m_src clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_250M_SRC_EN</name>
							<description>clk_matrix_250m_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_200M_SRC_EN</name>
							<description>clk_matrix_200m_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_150M_SRC_EN</name>
							<description>clk_matrix_150m_src clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_100M_SRC_EN</name>
							<description>clk_matrix_100m_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_50M_SRC_EN</name>
							<description>clk_matrix_50m_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M500_BIU_EN</name>
							<description>aclk_top_m500_biu clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S400_ROOT_EN</name>
							<description>aclk_top_s400_root clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_EN</name>
							<description>aclk_top_s200_root clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_EN</name>
							<description>aclk_top_m400_root clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_EN</name>
							<description>aclk_top_m500_root clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_EN</name>
							<description>aclk_top_m300_root clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSIPHY1_EN</name>
							<description>pclk_csiphy1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSIPHY0_EN</name>
							<description>pclk_csiphy0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_BIU_EN</name>
							<description>pclk_top_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_BIU_EN</name>
							<description>aclk_top_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_EN</name>
							<description>aclk_low_top_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_EN</name>
							<description>pclk_top_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_EN</name>
							<description>aclk_top_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON02</name>
					<description>Internal clock gate and division register 2</description>
					<addressOffset>0x0808</addressOffset>
					<fields>
						<field>
							<name>CLK_USBDP_COMBO_PHY1_IMMORTAL_EN</name>
							<description>clk_usbdp_combo_phy1_immortal clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_USBDP_COMBO_PHY0_IMMORTAL_EN</name>
							<description>clk_usbdp_combo_phy0_immortal clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_GRP0_EN</name>
							<description>clk_testout_grp0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_TOP_EN</name>
							<description>clk_testout_top clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_BIU_EN</name>
							<description>aclk_top_m300_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S400_BIU_EN</name>
							<description>aclk_top_s400_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_BIU_EN</name>
							<description>aclk_top_s200_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_BIU_EN</name>
							<description>aclk_top_m400_biu clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON03</name>
					<description>Internal clock gate and division register 3</description>
					<addressOffset>0x080C</addressOffset>
					<fields>
						<field>
							<name>PCLK_MIPI_DCPHY0_GRF_EN</name>
							<description>pclk_mipi_dcphy0_grf clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MIPI_DCPHY0_EN</name>
							<description>pclk_mipi_dcphy0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON04</name>
					<description>Internal clock gate and division register 4</description>
					<addressOffset>0x0810</addressOffset>
					<fields>
						<field>
							<name>PCLK_APB2ASB_SLV_IOC_RIGHT_EN</name>
							<description>pclk_apb2asb_slv_ioc_right clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_IOC_TOP_EN</name>
							<description>pclk_apb2asb_slv_ioc_top clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_EMMCIO_EN</name>
							<description>pclk_apb2asb_slv_emmcio clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_VCCIO6_EN</name>
							<description>pclk_apb2asb_slv_vccio6 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_VCCIO3_5_EN</name>
							<description>pclk_apb2asb_slv_vccio3_5 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_CSIPHY_EN</name>
							<description>pclk_apb2asb_slv_csiphy clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_CDPHY_EN</name>
							<description>pclk_apb2asb_slv_cdphy clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MIPI_DCPHY1_GRF_EN</name>
							<description>pclk_mipi_dcphy1_grf clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MIPI_DCPHY1_EN</name>
							<description>pclk_mipi_dcphy1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON05</name>
					<description>Internal clock gate and division register 5</description>
					<addressOffset>0x0814</addressOffset>
					<fields>
						<field>
							<name>HCLK_CHANNEL_SECURE2CENTER_EN</name>
							<description>hclk_channel_secure2center clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CHANNEL_SECURE2VO1USB_EN</name>
							<description>hclk_channel_secure2vo1usb clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMERAOUT_M4_EN</name>
							<description>clk_mipi_camaraout_m4 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMERAOUT_M3_EN</name>
							<description>clk_mipi_camaraout_m3 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMERAOUT_M2_EN</name>
							<description>clk_mipi_camaraout_m2 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMERAOUT_M1_EN</name>
							<description>clk_mipi_camaraout_m1 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MIPI_CAMERAOUT_M0_EN</name>
							<description>clk_mipi_camaraout_m0 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CHANNEL_SECURE2CENTER_EN</name>
							<description>aclk_channel_secure2center clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CHANNEL_SECURE2VO1USB_EN</name>
							<description>aclk_channel_secure2vo1usb clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CIFOUT_OUT_EN</name>
							<description>clk_cifout_out clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLKO25M_ETH1_OUT_EN</name>
							<description>refclko25m_eth1_out clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLKO25M_ETH0_OUT_EN</name>
							<description>refclko25m_eth0_out clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_GMAC0_OUT_EN</name>
							<description>mclk_gmac0_out clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CRU_EN</name>
							<description>pclk_cru clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON06</name>
					<description>Internal clock gate and division register 6</description>
					<addressOffset>0x0818</addressOffset>
					<fields>
						<field>
							<name>PCLK_CHANNEL_SECURE2CENTER_EN</name>
							<description>pclk_channel_secure2center clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CHANNEL_SECURE2VO1USB_EN</name>
							<description>pclk_channel_secure2vo1usb clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON07</name>
					<description>Internal clock gate and division register 7</description>
					<addressOffset>0x081C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S2_2CH_FRAC_EN</name>
							<description>clk_i2s2_2ch_frac clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S2_2CH_EN</name>
							<description>clk_i2s2_2ch_src clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S3_2CH_EN</name>
							<description>hclk_i2s3_2ch clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S2_2CH_EN</name>
							<description>hclk_i2s2_2ch clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_ACDCDIG_EN</name>
							<description>pclk_acdcdig clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S0_8CH_RX_EN</name>
							<description>mclk_i2s0_8ch_rx clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_FRAC_RX_EN</name>
							<description>clk_i2s0_8ch_rx_frac clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_RX_EN</name>
							<description>clk_i2s0_8ch_rx_src clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S0_8CH_TX_EN</name>
							<description>mclk_i2s0_8ch_tx clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_FRAC_TX_EN</name>
							<description>clk_i2s0_8ch_tx_frac clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S0_8CH_TX_EN</name>
							<description>clk_i2s0_8ch_tx_src clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S0_8CH_EN</name>
							<description>hclk_i2s0_8ch clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AUDIO_BIU_EN</name>
							<description>pclk_audio_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_BIU_EN</name>
							<description>hclk_audio_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_EN</name>
							<description>pclk_audio_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_EN</name>
							<description>hclk_audio_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON08</name>
					<description>Internal clock gate and division register 8</description>
					<addressOffset>0x0820</addressOffset>
					<fields>
						<field>
							<name>CLK_SPDIF0_EN</name>
							<description>clk_spdif0_src clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF0_EN</name>
							<description>hclk_spdif0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DAC_ACDCDIG_EN</name>
							<description>clk_dac_acdcdig clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S3_2CH_EN</name>
							<description>mclk_i2s3_2ch clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S3_2CH_FRAC_EN</name>
							<description>clk_i2s3_2ch_frac clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S3_2CH_EN</name>
							<description>clk_i2s3_2ch_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S2_2CH_EN</name>
							<description>mclk_i2s2_2ch clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON09</name>
					<description>Internal clock gate and division register 9</description>
					<addressOffset>0x0824</addressOffset>
					<fields>
						<field>
							<name>MCLK_PDM1_EN</name>
							<description>mclk_pdm1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PDM1_EN</name>
							<description>hclk_pdm1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF1_EN</name>
							<description>mclk_spdif1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF1_FRAC_EN</name>
							<description>clk_spdif1_frac clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF1_EN</name>
							<description>clk_spdif1_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF1_EN</name>
							<description>hclk_spdif1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF0_EN</name>
							<description>mclk_spdif0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF0_FRAC_EN</name>
							<description>clk_spdif0_frac clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON10</name>
					<description>Internal clock gate and division register 10</description>
					<addressOffset>0x0828</addressOffset>
					<fields>
						<field>
							<name>PCLK_I2C8_EN</name>
							<description>pclk_i2c8 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C7_EN</name>
							<description>pclk_i2c7 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C6_EN</name>
							<description>pclk_i2c6 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C5_EN</name>
							<description>pclk_i2c5 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C4_EN</name>
							<description>pclk_i2c4 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C3_EN</name>
							<description>pclk_i2c3 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C2_EN</name>
							<description>pclk_i2c2 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C1_EN</name>
							<description>pclk_i2c1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DMAC2_EN</name>
							<description>aclk_dmac2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DMAC1_EN</name>
							<description>aclk_dmac1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DMAC0_EN</name>
							<description>aclk_dmac0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GIC_EN</name>
							<description>aclk_gic clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BUS_BIU_EN</name>
							<description>pclk_bus_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_BIU_EN</name>
							<description>aclk_bus_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_EN</name>
							<description>aclk_bus_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON11</name>
					<description>Internal clock gate and division register 11</description>
					<addressOffset>0x082C</addressOffset>
					<fields>
						<field>
							<name>CLK_SARADC_EN</name>
							<description>clk_saradc clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SARADC_EN</name>
							<description>pclk_saradc clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN2_EN</name>
							<description>clk_can2 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CAN2_EN</name>
							<description>pclk_can2 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN1_EN</name>
							<description>clk_can1 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CAN1_EN</name>
							<description>pclk_can1 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CAN0_EN</name>
							<description>clk_can0 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CAN0_EN</name>
							<description>pclk_can0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C8_EN</name>
							<description>clk_i2c8 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C7_EN</name>
							<description>clk_i2c7 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C6_EN</name>
							<description>clk_i2c6 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C5_EN</name>
							<description>clk_i2c5 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C4_EN</name>
							<description>clk_i2c4 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C3_EN</name>
							<description>clk_i2c3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C2_EN</name>
							<description>clk_i2c2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C1_EN</name>
							<description>clk_i2c1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON12</name>
					<description>Internal clock gate and division register 12</description>
					<addressOffset>0x0830</addressOffset>
					<fields>
						<field>
							<name>CLK_UART2_FRAC_EN</name>
							<description>clk_uart2_frac clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART2_EN</name>
							<description>clk_uart2_src clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART1_EN</name>
							<description>sclk_uart1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART1_FRAC_EN</name>
							<description>clk_uart1_frac clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART1_EN</name>
							<description>clk_uart1_src clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART9_EN</name>
							<description>pclk_uart9 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART8_EN</name>
							<description>pclk_uart8 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART7_EN</name>
							<description>pclk_uart7 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART6_EN</name>
							<description>pclk_uart6 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART5_EN</name>
							<description>pclk_uart5 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART4_EN</name>
							<description>pclk_uart4 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART3_EN</name>
							<description>pclk_uart3 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART2_EN</name>
							<description>pclk_uart2 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART1_EN</name>
							<description>pclk_uart1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TSADC_EN</name>
							<description>clk_tsadc clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TSADC_EN</name>
							<description>pclk_tsadc clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON13</name>
					<description>Internal clock gate and division register 13</description>
					<addressOffset>0x0834</addressOffset>
					<fields>
						<field>
							<name>SCLK_UART7_EN</name>
							<description>sclk_uart7 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART7_FRAC_EN</name>
							<description>clk_uart7_frac clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART7_EN</name>
							<description>clk_uart7_src clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART6_EN</name>
							<description>sclk_uart6 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART6_FRAC_EN</name>
							<description>clk_uart6_frac clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART6_EN</name>
							<description>clk_uart6_src clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART5_EN</name>
							<description>sclk_uart5 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART5_FRAC_EN</name>
							<description>clk_uart5_frac clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART5_EN</name>
							<description>clk_uart5_src clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART4_EN</name>
							<description>sclk_uart4 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART4_FRAC_EN</name>
							<description>clk_uart4_frac clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART4_EN</name>
							<description>clk_uart4_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART3_EN</name>
							<description>sclk_uart3 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART3_FRAC_EN</name>
							<description>clk_uart3_frac clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART3_EN</name>
							<description>clk_uart3_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART2_EN</name>
							<description>sclk_uart2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON14</name>
					<description>Internal clock gate and division register 14</description>
					<addressOffset>0x0838</addressOffset>
					<fields>
						<field>
							<name>CLK_SPI4_EN</name>
							<description>clk_spi4 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI3_EN</name>
							<description>clk_spi3 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI2_EN</name>
							<description>clk_spi2 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI1_EN</name>
							<description>clk_spi1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPI0_EN</name>
							<description>clk_spi0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SPI4_EN</name>
							<description>pclk_spi4 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SPI3_EN</name>
							<description>pclk_spi3 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SPI2_EN</name>
							<description>pclk_spi2 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SPI1_EN</name>
							<description>pclk_spi1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SPI0_EN</name>
							<description>pclk_spi0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART9_EN</name>
							<description>sclk_uart9 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART9_FRAC_EN</name>
							<description>clk_uart9_frac clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART9_EN</name>
							<description>clk_uart9_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART8_EN</name>
							<description>sclk_uart8 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART8_FRAC_EN</name>
							<description>clk_uart8_frac clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART8_EN</name>
							<description>clk_uart8_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON15</name>
					<description>Internal clock gate and division register 15</description>
					<addressOffset>0x083C</addressOffset>
					<fields>
						<field>
							<name>CLK_BUSTIMER0_EN</name>
							<description>clk_bustimer0 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER_ROOT_EN</name>
							<description>clk_bus_timer_root clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BUSTIMER1_EN</name>
							<description>pclk_bustimer1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BUSTIMER0_EN</name>
							<description>pclk_bustimer0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM3_CAPTURE_EN</name>
							<description>clk_pwm3_capture clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM3_EN</name>
							<description>clk_pwm3 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PWM3_EN</name>
							<description>pclk_pwm3 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM2_CAPTURE_EN</name>
							<description>clk_pwm2_capture clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM2_EN</name>
							<description>clk_pwm2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PWM2_EN</name>
							<description>pclk_pwm2 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM1_CAPTURE_EN</name>
							<description>clk_pwm1_capture clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PWM1_EN</name>
							<description>clk_pwm1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PWM1_EN</name>
							<description>pclk_pwm1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SYS_GRF_EN</name>
							<description>pclk_sys_grf clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_WDT0_EN</name>
							<description>tclk_wdt0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_WDT0_EN</name>
							<description>pclk_wdt0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON16</name>
					<description>Internal clock gate and division register 16</description>
					<addressOffset>0x0840</addressOffset>
					<fields>
						<field>
							<name>DBCLK_GPIO1_EN</name>
							<description>dbclk_gpio1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPIO1_EN</name>
							<description>pclk_gpio1 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MAILBOX2_EN</name>
							<description>pclk_mailbox2 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MAILBOX1_EN</name>
							<description>pclk_mailbox1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_MAILBOX0_EN</name>
							<description>pclk_mailbox0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER11_EN</name>
							<description>clk_bustimer11 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER10_EN</name>
							<description>clk_bustimer10 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER9_EN</name>
							<description>clk_bustimer9 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER8_EN</name>
							<description>clk_bustimer8 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER7_EN</name>
							<description>clk_bustimer7 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER6_EN</name>
							<description>clk_bustimer6 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER5_EN</name>
							<description>clk_bustimer5 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER4_EN</name>
							<description>clk_bustimer4 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER3_EN</name>
							<description>clk_bustimer3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER2_EN</name>
							<description>clk_bustimer2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BUSTIMER1_EN</name>
							<description>clk_bustimer1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON17</name>
					<description>Internal clock gate and division register 17</description>
					<addressOffset>0x0844</addressOffset>
					<fields>
						<field>
							<name>PCLK_APB2ASB_MST_BOT_RIGHT_EN</name>
							<description>pclk_apb2asb_mst_bot_right clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_CDPHY_EN</name>
							<description>pclk_apb2asb_mst_cdphy clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_TOP_EN</name>
							<description>pclk_apb2asb_mst_top clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DFT2APB_EN</name>
							<description>pclk_dft2apb clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GICADB_GIC2CORE_BUS_EN</name>
							<description>aclk_gicadb_gic2core_bus clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_EN</name>
							<description>pclk_top clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_DECOM_EN</name>
							<description>dclk_decom clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DECOM_EN</name>
							<description>pclk_decom clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DECOM_EN</name>
							<description>aclk_decom clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO4_EN</name>
							<description>dbclk_gpio4 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPIO4_EN</name>
							<description>pclk_gpio4 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO3_EN</name>
							<description>dbclk_gpio3 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPIO3_EN</name>
							<description>pclk_gpio3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO2_EN</name>
							<description>dbclk_gpio2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPIO2_EN</name>
							<description>pclk_gpio2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON18</name>
					<description>Internal clock gate and division register 18</description>
					<addressOffset>0x0848</addressOffset>
					<fields>
						<field>
							<name>CLK_OTP_PHY_EN</name>
							<description>clk_otp_phy_g clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTPC_AUTO_RD_EN</name>
							<description>clk_otpc_auto_rd_g clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTPC_ARB_EN</name>
							<description>clk_otpc_arb clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTPC_NS_EN</name>
							<description>clk_otpc_ns clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_OTPC_NS_EN</name>
							<description>pclk_otpc_ns clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SPINLOCK_EN</name>
							<description>aclk_spinlock clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_EMMCIO_EN</name>
							<description>pclk_apb2asb_mst_emmcio clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_VCCIO6_EN</name>
							<description>pclk_apb2asb_mst_vccio6 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_VCCIO3_5_EN</name>
							<description>pclk_apb2asb_mst_vccio3_5 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_CSIPHY_EN</name>
							<description>pclk_apb2asb_mst_csiphy clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_IOC_RIGHT_EN</name>
							<description>pclk_apb2asb_mst_ioc_right clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_MST_IOC_TOP_EN</name>
							<description>pclk_apb2asb_mst_ioc_top clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON19</name>
					<description>Internal clock gate and division register 19</description>
					<addressOffset>0x084C</addressOffset>
					<fields>
						<field>
							<name>PCLK_DDRCM0_INTMUX_EN</name>
							<description>pclk_ddrcm0_intmux clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMUCM0_INTMUX_EN</name>
							<description>pclk_pmucm0_intmux clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU2_EN</name>
							<description>pclk_pmu2 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BISRINTF_EN</name>
							<description>clk_bisrintf clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BISRINTF_PLLSRC_EN</name>
							<description>clk_bisrintf_pllsrc clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BUSIOC_EN</name>
							<description>pclk_busioc clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON20</name>
					<description>Internal clock gate and division register 20</description>
					<addressOffset>0x0850</addressOffset>
					<fields>
						<field>
							<name>PCLK_DDR_STANDBY_CH1_EN</name>
							<description>pclk_ddr_standby_ch1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_MON_CH1_EN</name>
							<description>pclk_ddr_mon_ch1 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DFICTL_CH1_EN</name>
							<description>pclk_ddr_dfictl_ch1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_UPCTL_CH0_EN</name>
							<description>aclk_ddr_upctl_ch0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_STANDBY_CH0_EN</name>
							<description>clk_ddr_standby_ch0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_MON_CH0_EN</name>
							<description>clk_ddr_mon_ch0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_DFICTL_CH0_EN</name>
							<description>clk_ddr_dfictl_ch0 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_UPCTL_CH0_EN</name>
							<description>clk_ddr_upctl_ch0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SBR_CH0_EN</name>
							<description>clk_sbr_ch0 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DFI_CH0_EN</name>
							<description>clk_dfi_ch0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_GRF_CH01_EN</name>
							<description>pclk_ddr_grf_ch01 clock gating control, both ddr ch0 and ddr ch1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMCLK_DDR_MON_CH0_EN</name>
							<description>tmclk_ddr_mon_ch0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_UPCTL_CH0_EN</name>
							<description>pclk_ddr_upctl_ch0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_STANDBY_CH0_EN</name>
							<description>pclk_ddr_standby_ch0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_MON_CH0_EN</name>
							<description>pclk_ddr_mon_ch0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DFICTL_CH0_EN</name>
							<description>pclk_ddr_dfictl_ch0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON21</name>
					<description>Internal clock gate and division register 21</description>
					<addressOffset>0x0854</addressOffset>
					<fields>
						<field>
							<name>ACLK_DDR_FRS_DDRSCH0_EN</name>
							<description>aclk_ddr_frs_ddrsch0 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_RS_DDRSCH0_EN</name>
							<description>aclk_ddr_rs_ddrsch0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_DDRSCH0_EN</name>
							<description>aclk_ddr_ddrsch0 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_UPCTL_CH1_EN</name>
							<description>aclk_ddr_upctl_ch1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_STANDBY_CH1_EN</name>
							<description>clk_ddr_standby_ch1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_MON_CH1_EN</name>
							<description>clk_ddr_mon_ch1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_DFICTL_CH1_EN</name>
							<description>clk_ddr_dfictl_ch1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_UPCTL_CH1_EN</name>
							<description>clk_ddr_upctl_ch1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SBR_CH1_EN</name>
							<description>clk_sbr_ch1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DFI_CH1_EN</name>
							<description>clk_dfi_ch1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMCLK_DDR_MON_CH1_EN</name>
							<description>tmclk_ddr_mon_ch1 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_UPCTL_CH1_EN</name>
							<description>pclk_ddr_upctl_ch1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON22</name>
					<description>Internal clock gate and division register 22</description>
					<addressOffset>0x0858</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_DDR01_EN</name>
							<description>clk_testout_ddr01 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DDRSCH1_EN</name>
							<description>pclk_ddr_ddrsch1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DDRSCH0_EN</name>
							<description>pclk_ddr_ddrsch0 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_SCRAMBLE1_EN</name>
							<description>aclk_ddr_frs_scramble1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SCRAMBLE1_EN</name>
							<description>aclk_ddr_scramble1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_DDRSCH1_EN</name>
							<description>aclk_ddr_frs_ddrsch1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_RS_DDRSCH1_EN</name>
							<description>aclk_ddr_rs_ddrsch1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_DDRSCH1_EN</name>
							<description>aclk_ddr_ddrsch1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_SCRAMBLE0_EN</name>
							<description>aclk_ddr_frs_scramble0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SCRAMBLE0_EN</name>
							<description>aclk_ddr_scramble0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON23</name>
					<description>Internal clock gate and division register 23</description>
					<addressOffset>0x085C</addressOffset>
					<fields>
						<field>
							<name>PCLK_DDR_STANDBY_CH3_EN</name>
							<description>pclk_ddr_standby_ch3 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_MON_CH3_EN</name>
							<description>pclk_ddr_mon_ch3 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DFICTL_CH3_EN</name>
							<description>pclk_ddr_dfictl_ch3 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_UPCTL_CH2_EN</name>
							<description>aclk_ddr_upctl_ch2 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_STANDBY_CH2_EN</name>
							<description>clk_ddr_standby_ch2 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_MON_CH2_EN</name>
							<description>clk_ddr_mon_ch2 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_DFICTL_CH2_EN</name>
							<description>clk_ddr_dfictl_ch2 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_UPCTL_CH2_EN</name>
							<description>clk_ddr_upctl_ch2 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SBR_CH2_EN</name>
							<description>clk_sbr_ch2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DFI_CH2_EN</name>
							<description>clk_dfi_ch2 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_GRF_CH23_EN</name>
							<description>pclk_ddr_grf_ch23 clock gating control, both ddr ch2 and ddr ch3.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMCLK_DDR_MON_CH2_EN</name>
							<description>tmclk_ddr_mon_ch2 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_UPCTL_CH2_EN</name>
							<description>pclk_ddr_upctl_ch2 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_STANDBY_CH2_EN</name>
							<description>pclk_ddr_standby_ch2 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_MON_CH2_EN</name>
							<description>pclk_ddr_mon_ch2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DFICTL_CH2_EN</name>
							<description>pclk_ddr_dfictl_ch2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON24</name>
					<description>Internal clock gate and division register 24</description>
					<addressOffset>0x0860</addressOffset>
					<fields>
						<field>
							<name>ACLK_DDR_FRS_DDRSCH2_EN</name>
							<description>aclk_ddr_frs_ddrsch2 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_RS_DDRSCH2_EN</name>
							<description>aclk_ddr_rs_ddrsch2 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_DDRSCH2_EN</name>
							<description>aclk_ddr_ddrsch2 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_UPCTL_CH3_EN</name>
							<description>aclk_ddr_upctl_ch3 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_STANDBY_CH3_EN</name>
							<description>clk_ddr_standby_ch3 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_MON_CH3_EN</name>
							<description>clk_ddr_mon_ch3 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_DFICTL_CH3_EN</name>
							<description>clk_ddr_dfictl_ch3 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_UPCTL_CH3_EN</name>
							<description>clk_ddr_upctl_ch3 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SBR_CH3_EN</name>
							<description>clk_sbr_ch3 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DFI_CH3_EN</name>
							<description>clk_dfi_ch3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMCLK_DDR_MON_CH3_EN</name>
							<description>tmclk_ddr_mon_ch3 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_UPCTL_CH3_EN</name>
							<description>pclk_ddr_upctl_ch3 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON25</name>
					<description>Internal clock gate and division register 25</description>
					<addressOffset>0x0864</addressOffset>
					<fields>
						<field>
							<name>CLK_TESTOUT_DDR23_EN</name>
							<description>clk_testout_ddr23 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DDRSCH3_EN</name>
							<description>pclk_ddr_ddrsch3 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_DDRSCH2_EN</name>
							<description>pclk_ddr_ddrsch2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_SCRAMBLE3_EN</name>
							<description>aclk_ddr_frs_scramble3 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SCRAMBLE3_EN</name>
							<description>aclk_ddr_scramble3 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_DDRSCH3_EN</name>
							<description>aclk_ddr_frs_ddrsch3 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_RS_DDRSCH3_EN</name>
							<description>aclk_ddr_rs_ddrsch3 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_DDRSCH3_EN</name>
							<description>aclk_ddr_ddrsch3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_FRS_SCRAMBLE2_EN</name>
							<description>aclk_ddr_frs_scramble2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SCRAMBLE2_EN</name>
							<description>aclk_ddr_scramble2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON26</name>
					<description>Internal clock gate and division register 26</description>
					<addressOffset>0x0868</addressOffset>
					<fields>
						<field>
							<name>HCLK_ISP1_BIU_EN</name>
							<description>hclk_isp1_biu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP1_EN</name>
							<description>hclk_isp1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_BIU_EN</name>
							<description>aclk_isp1_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_EN</name>
							<description>aclk_isp1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP1_CORE_VICAP_EN</name>
							<description>clk_isp1_core_vicap clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP1_CORE_MARVIN_EN</name>
							<description>clk_isp1_core_marvin clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP1_CORE_EN</name>
							<description>clk_isp1_core clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_EN</name>
							<description>hclk_isp1_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_EN</name>
							<description>aclk_isp1_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON27</name>
					<description>Internal clock gate and division register 27</description>
					<addressOffset>0x086C</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKNN1_BIU_EN</name>
							<description>hclk_rknn1_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN1_EN</name>
							<description>hclk_rknn1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN1_BIU_EN</name>
							<description>aclk_rknn1_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN1_EN</name>
							<description>aclk_rknn1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON28</name>
					<description>Internal clock gate and division register 28</description>
					<addressOffset>0x0870</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKNN2_BIU_EN</name>
							<description>hclk_rknn2_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN2_EN</name>
							<description>hclk_rknn2 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN2_BIU_EN</name>
							<description>aclk_rknn2_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN2_EN</name>
							<description>aclk_rknn2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON29</name>
					<description>Internal clock gate and division register 29</description>
					<addressOffset>0x0874</addressOffset>
					<fields>
						<field>
							<name>CLK_NPU_PVTM_EN</name>
							<description>clk_npu_pvtm clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PVTM1_EN</name>
							<description>clk_pvtm1 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPU_GRF_EN</name>
							<description>pclk_npu_grf clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PVTM1_EN</name>
							<description>pclk_pvtm1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_NPU_WDT_EN</name>
							<description>tclk_npu_wdt clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPU_WDT_EN</name>
							<description>pclk_npu_wdt clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPUTIMER1_EN</name>
							<description>clk_nputimer1 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPUTIMER0_EN</name>
							<description>clk_nputimer0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPUTIMER_ROOT_EN</name>
							<description>clk_nputimer_root clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPU_TIMER_EN</name>
							<description>pclk_npu_timer clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_BIU_EN</name>
							<description>pclk_nputop_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_EN</name>
							<description>pclk_nputop_root clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_EN</name>
							<description>clk_rknn_dsu0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_NPU_EN</name>
							<description>clk_testout_npu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_DF_EN</name>
							<description>clk_rknn_dsu0_src_t clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_EN</name>
							<description>hclk_rknn_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON30</name>
					<description>Internal clock gate and division register 30</description>
					<addressOffset>0x0878</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKNN0_BIU_EN</name>
							<description>hclk_rknn0_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN0_EN</name>
							<description>hclk_rknn0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN0_BIU_EN</name>
							<description>aclk_rknn0_biu clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKNN0_EN</name>
							<description>aclk_rknn0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPU_CM0_RTC_EN</name>
							<description>clk_npu_cm0_rtc clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FCLK_NPU_CM0_CORE_EN</name>
							<description>fclk_npu_cm0_core clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NPU_CM0_BIU_EN</name>
							<description>hclk_npu_cm0_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_EN</name>
							<description>hclk_npu_cm0_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_NPU_PVTPLL_EN</name>
							<description>clk_npu_pvtpll clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON31</name>
					<description>Internal clock gate and division register 31</description>
					<addressOffset>0x087C</addressOffset>
					<fields>
						<field>
							<name>HCLK_SFC_XIP_EN</name>
							<description>hclk_sfc_xip clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SFC_EN</name>
							<description>hclk_sfc clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_SFC_EN</name>
							<description>sclk_sfc clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMCLK_EMMC_EN</name>
							<description>tmclk_emmc clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BCLK_EMMC_EN</name>
							<description>bclk_emmc clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCLK_EMMC_EN</name>
							<description>cclk_emmc clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_EMMC_EN</name>
							<description>aclk_emmc clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_EMMC_EN</name>
							<description>hclk_emmc clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_BIU_EN</name>
							<description>aclk_nvm_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NVM_BIU_EN</name>
							<description>hclk_nvm_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_EN</name>
							<description>aclk_nvm_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_EN</name>
							<description>hclk_nvm_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON32</name>
					<description>Internal clock gate and division register 32</description>
					<addressOffset>0x0880</addressOffset>
					<fields>
						<field>
							<name>ACLK_PCIE_1L0_DBI_EN</name>
							<description>aclk_pcie_1l0_dbi clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_2L_DBI_EN</name>
							<description>aclk_pcie_2l_dbi clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_4L_DBI_EN</name>
							<description>aclk_pcie_4l_dbi clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_BIU_EN</name>
							<description>aclk_pcie_biu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GMAC1_EN</name>
							<description>aclk_gmac1 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GMAC0_EN</name>
							<description>aclk_gmac0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_BIU_EN</name>
							<description>aclk_php_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_BRIDGE_EN</name>
							<description>aclk_pcie_gridge clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_EN</name>
							<description>aclk_php_root clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_EN</name>
							<description>aclk_pcie_root clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHP_BIU_EN</name>
							<description>pclk_php_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GMAC1_EN</name>
							<description>pclk_gmac1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GMAC0_EN</name>
							<description>pclk_gmac0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DEC_BIU_EN</name>
							<description>pclk_dec_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GRF_EN</name>
							<description>pclk_grf clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_EN</name>
							<description>pclk_php_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON33</name>
					<description>Internal clock gate and division register 33</description>
					<addressOffset>0x0884</addressOffset>
					<fields>
						<field>
							<name>PCLK_PCIE_1L1_EN</name>
							<description>pclk_pcie_1l1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_1L0_EN</name>
							<description>pclk_pcie_1l0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_2L_EN</name>
							<description>pclk_pcie_2l clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_4L_EN</name>
							<description>pclk_pcie_4l clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L2_SLV_EN</name>
							<description>aclk_pcie_1l2_slv clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L1_SLV_EN</name>
							<description>aclk_pcie_1l1_slv clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L0_SLV_EN</name>
							<description>aclk_pcie_1l0_slv clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_2L_SLV_EN</name>
							<description>aclk_pcie_2l_slv clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_4L_SLV_EN</name>
							<description>aclk_pcie_4l_slv clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L2_MSTR_EN</name>
							<description>aclk_pcie_1l2_mstr clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L1_MSTR_EN</name>
							<description>aclk_pcie_1l1_mstr clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L0_MSTR_EN</name>
							<description>aclk_pcie_1l0_mstr clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_2L_MSTR_EN</name>
							<description>aclk_pcie_2l_mstr clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_4L_MSTR_EN</name>
							<description>aclk_pcie_4l_mstr clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L2_DBI_EN</name>
							<description>aclk_pcie_1l2_dbi clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_1L1_DBI_EN</name>
							<description>aclk_pcie_1l1_dbi clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON34</name>
					<description>Internal clock gate and division register 34</description>
					<addressOffset>0x0888</addressOffset>
					<fields>
						<field>
							<name>CLK_GMAC1_PTP_REF_EN</name>
							<description>clk_gmac1_ptp_ref clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC0_PTP_REF_EN</name>
							<description>clk_gmac0_ptp_ref clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MMU_BIU_EN</name>
							<description>aclk_mmu_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MMU_PHP_EN</name>
							<description>aclk_mmu_php clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MMU_PCIE_EN</name>
							<description>aclk_mmu_pcie clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_GIC_ITS_EN</name>
							<description>aclk_php_gic_its clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_1L2_AUX_EN</name>
							<description>clk_pcie_1l2_aux clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_1L1_AUX_EN</name>
							<description>clk_pcie_1l1_aux clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_1L0_AUX_EN</name>
							<description>clk_pcie_1l0_aux clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_2L_AUX_EN</name>
							<description>clk_pcie_2l_aux clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_4L_AUX_EN</name>
							<description>clk_pcie_4l_aux clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_1L2_EN</name>
							<description>pclk_pcie_1l2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON35</name>
					<description>Internal clock gate and division register 35</description>
					<addressOffset>0x088C</addressOffset>
					<fields>
						<field>
							<name>CLK_UTMI_OTG2_EN</name>
							<description>clk_utmi_otg2 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REF_CLK_USB3OTG2_EN</name>
							<description>ref_clk_usb3otg2 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUSPEND_CLK_USB3OTG2_EN</name>
							<description>suspend_clk_usb3otg2 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB3OTG2_EN</name>
							<description>aclk_usb3otg2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC_50M_CRU_EN</name>
							<description>clk_gmac_50m_cru_i clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GMAC_125M_CRU_EN</name>
							<description>clk_gmac_125m_cru_i clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON37</name>
					<description>Internal clock gate and division register 37</description>
					<addressOffset>0x0894</addressOffset>
					<fields>
						<field>
							<name>CLK_RXOOB2_EN</name>
							<description>clk_rxoob2 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RXOOB1_EN</name>
							<description>clk_rxoob1 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RXOOB0_EN</name>
							<description>clk_rxoob0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SATA2_EN</name>
							<description>aclk_sata2 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SATA1_EN</name>
							<description>aclk_sata1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SATA0_EN</name>
							<description>aclk_sata0 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMALIVE2_EN</name>
							<description>clk_pmalive2 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMALIVE1_EN</name>
							<description>clk_pmalive1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMALIVE0_EN</name>
							<description>clk_pmalive0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY2_REF_EN</name>
							<description>clk_pipephy2_ref clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY1_REF_EN</name>
							<description>clk_pipephy1_ref clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY0_REF_EN</name>
							<description>clk_pipephy0_ref clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON38</name>
					<description>Internal clock gate and division register 38</description>
					<addressOffset>0x0898</addressOffset>
					<fields>
						<field>
							<name>CLK_PCIE_1L1_PIPE_EN</name>
							<description>clk_pcie_1l1_pipe clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_1L0_PIPE_EN</name>
							<description>clk_pcie_1l0_pipe clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_1L2_PIPE_EN</name>
							<description>clk_pcie_1l2_pipe clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY2_PIPE_U3_G_EN</name>
							<description>clk_pipephy2_pipe_u3_g clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY2_PIPE_ASIC_G_EN</name>
							<description>clk_pipephy2_pipe_asic_g clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY1_PIPE_ASIC_G_EN</name>
							<description>clk_pipephy1_pipe_asic_g clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY0_PIPE_ASIC_G_EN</name>
							<description>clk_pipephy0_pipe_asic_g clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY2_PIPE_G_EN</name>
							<description>clk_pipephy2_pipe_g clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY1_PIPE_G_EN</name>
							<description>clk_pipephy1_pipe_g clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PIPEPHY0_PIPE_G_EN</name>
							<description>clk_pipephy0_pipe_g clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON39</name>
					<description>Internal clock gate and division register 39</description>
					<addressOffset>0x089C</addressOffset>
					<fields>
						<field>
							<name>CLK_PCIE_2L_PIPE_EN</name>
							<description>clk_pcie_2l_pipe clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PCIE_4L_PIPE_EN</name>
							<description>clk_pcie_4l_pipe clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON40</name>
					<description>Internal clock gate and division register 40</description>
					<addressOffset>0x08A0</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC0_CORE_EN</name>
							<description>clk_rkvdec0_core clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC0_HEVC_CA_EN</name>
							<description>clk_rkvdec0_hevc_ca clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC0_CA_EN</name>
							<description>clk_rkvdec0_ca clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_BIU_EN</name>
							<description>aclk_rkvdec0_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_BIU_EN</name>
							<description>hclk_rkvdec0_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_EN</name>
							<description>aclk_rkvdec0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_EN</name>
							<description>hclk_rkvdec0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_EN</name>
							<description>aclk_rkvdec_ccu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_EN</name>
							<description>aclk_rkvdec0_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_EN</name>
							<description>hclk_rkvdec0_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON41</name>
					<description>Internal clock gate and division register 41</description>
					<addressOffset>0x08A4</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVDEC1_CORE_EN</name>
							<description>clk_rkvdec1_core clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC1_HEVC_CA_EN</name>
							<description>clk_rkvdec1_hevc_ca clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKVDEC1_CA_EN</name>
							<description>clk_rkvdec1_ca clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_BIU_EN</name>
							<description>aclk_rkvdec1_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_BIU_EN</name>
							<description>hclk_rkvdec1_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_EN</name>
							<description>aclk_rkvdec1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_EN</name>
							<description>hclk_rkvdec1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_EN</name>
							<description>aclk_rkvdec1_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_EN</name>
							<description>hclk_rkvdec1_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON42</name>
					<description>Internal clock gate and division register 42</description>
					<addressOffset>0x08A8</addressOffset>
					<fields>
						<field>
							<name>UTMI_OHCI_CLK48_HOST0_EN</name>
							<description>utmi_ohci_clk48_host0 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_GRF_EN</name>
							<description>aclk_usb_grf clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HOST_ARB1_EN</name>
							<description>hclk_host_arb1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HOST1_EN</name>
							<description>hclk_host1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HOST_ARB0_EN</name>
							<description>hclk_host_arb0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HOST0_EN</name>
							<description>hclk_host0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REF_CLK_USB3OTG1_EN</name>
							<description>ref_clk_usb3otg1 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUSPEND_CLK_USB3OTG1_EN</name>
							<description>suspend_clk_usb3otg1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB3OTG1_EN</name>
							<description>aclk_usb3otg1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REF_CLK_USB3OTG0_EN</name>
							<description>ref_clk_usb3otg0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUSPEND_CLK_USB3OTG0_EN</name>
							<description>suspend_clk_usb3otg0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB3OTG0_EN</name>
							<description>aclk_usb3otg0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_USB_BIU_EN</name>
							<description>hclk_usb_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_BIU_EN</name>
							<description>aclk_usb_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_USB_ROOT_EN</name>
							<description>hclk_usb_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_EN</name>
							<description>aclk_usb_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON43</name>
					<description>Internal clock gate and division register 43</description>
					<addressOffset>0x08AC</addressOffset>
					<fields>
						<field>
							<name>UTMI_OHCI_CLK48_HOST1_EN</name>
							<description>utmi_ohci_clk48_host1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON44</name>
					<description>Internal clock gate and division register 44</description>
					<addressOffset>0x08B0</addressOffset>
					<fields>
						<field>
							<name>HCLK_JPEG_ENCODER2_EN</name>
							<description>hclk_jpeg_encoder2 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_ENCODER2_EN</name>
							<description>aclk_jpeg_encoder2 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_JPEG_ENCODER1_EN</name>
							<description>hclk_jpeg_encoder1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_ENCODER1_EN</name>
							<description>aclk_jpeg_encoder1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_JPEG_ENCODER0_EN</name>
							<description>hclk_jpeg_encoder0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_ENCODER0_EN</name>
							<description>aclk_jpeg_encoder0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VPU_EN</name>
							<description>hclk_vpu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VPU_EN</name>
							<description>aclk_vpu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_BIU_EN</name>
							<description>aclk_jpeg_decoder_biu clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VDPU_BIU_EN</name>
							<description>hclk_vdpu_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_BIU_EN</name>
							<description>aclk_vdpu_low_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_BIU_EN</name>
							<description>aclk_vdpu_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_EN</name>
							<description>aclk_jpeg_decoder_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VDPU_ROOT_EN</name>
							<description>hclk_vdpu_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_EN</name>
							<description>aclk_vdpu_low_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_EN</name>
							<description>aclk_vdpu_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON45</name>
					<description>Internal clock gate and division register 45</description>
					<addressOffset>0x08B4</addressOffset>
					<fields>
						<field>
							<name>CLK_RGA3_0_CORE_EN</name>
							<description>clk_rga3_0_core clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_0_EN</name>
							<description>aclk_rga3_0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_0_EN</name>
							<description>hclk_rga3_0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RGA2_CORE_EN</name>
							<description>clk_rga2_core clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA2_EN</name>
							<description>aclk_rga2 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA2_EN</name>
							<description>hclk_rga2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_IEP2P0_CORE_EN</name>
							<description>clk_iep2p0_core clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_IEP2P0_EN</name>
							<description>aclk_iep2p0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_IEP2P0_EN</name>
							<description>hclk_iep2p0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_JPEG_DECODER_EN</name>
							<description>hclk_jpeg_decoder clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_EN</name>
							<description>aclk_jpeg_decoder clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_JPEG_ENCODER3_EN</name>
							<description>hclk_jpeg_encoder3 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_ENCODER3_EN</name>
							<description>aclk_jpeg_encoder3 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON47</name>
					<description>Internal clock gate and division register 47</description>
					<addressOffset>0x08BC</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVENC0_CORE_EN</name>
							<description>clk_rkvenc0_core clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_EN</name>
							<description>aclk_rkvenc0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_EN</name>
							<description>hclk_rkvenc0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_BIU_EN</name>
							<description>aclk_rkvenc0_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_BIU_EN</name>
							<description>hclk_rkvenc0_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_EN</name>
							<description>aclk_rkvenc0_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_EN</name>
							<description>hclk_rkvenc0_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON48</name>
					<description>Internal clock gate and division register 48</description>
					<addressOffset>0x08C0</addressOffset>
					<fields>
						<field>
							<name>CLK_RKVENC1_CORE_EN</name>
							<description>clk_rkvenc1_core clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_EN</name>
							<description>aclk_rkvenc1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_EN</name>
							<description>hclk_rkvenc1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_BIU_EN</name>
							<description>aclk_rkvenc1_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_BIU_EN</name>
							<description>hclk_rkvenc1_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_EN</name>
							<description>aclk_rkvenc1_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_EN</name>
							<description>hclk_rkvenc1_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON49</name>
					<description>Internal clock gate and division register 49</description>
					<addressOffset>0x08C4</addressOffset>
					<fields>
						<field>
							<name>HCLK_FISHEYE0_EN</name>
							<description>hclk_fisheye0 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_FISHEYE0_EN</name>
							<description>aclk_fisheye0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP0_EN</name>
							<description>hclk_isp0 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP0_EN</name>
							<description>aclk_isp0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP0_CORE_VICAP_EN</name>
							<description>clk_isp0_core_vicap clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP0_CORE_MARVIN_EN</name>
							<description>clk_isp0_core_marvin clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ISP0_CORE_EN</name>
							<description>clk_isp0_core clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VICAP_EN</name>
							<description>hclk_vicap clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VICAP_EN</name>
							<description>aclk_vicap clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VICAP_EN</name>
							<description>dclk_vicap clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VI_BIU_EN</name>
							<description>pclk_vi_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_BIU_EN</name>
							<description>hclk_vi_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_BIU_EN</name>
							<description>aclk_vi_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VI_ROOT_EN</name>
							<description>pclk_vi_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_ROOT_EN</name>
							<description>hclk_vi_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_EN</name>
							<description>aclk_vi_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON50</name>
					<description>Internal clock gate and division register 50</description>
					<addressOffset>0x08C8</addressOffset>
					<fields>
						<field>
							<name>PCLK_CSI_HOST_5_EN</name>
							<description>pclk_csi_host_5 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSI_HOST_4_EN</name>
							<description>pclk_csi_host_4 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSI_HOST_3_EN</name>
							<description>pclk_csi_host_3 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSI_HOST_2_EN</name>
							<description>pclk_csi_host_2 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSI_HOST_1_EN</name>
							<description>pclk_csi_host_1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CSI_HOST_0_EN</name>
							<description>pclk_csi_host_0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_FISHEYE1_CORE_EN</name>
							<description>clk_fisheye1_core clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_FISHEYE1_EN</name>
							<description>hclk_fisheye1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_FISHEYE1_EN</name>
							<description>aclk_fisheye1 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_FISHEYE0_CORE_EN</name>
							<description>clk_fisheye0_core clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON51</name>
					<description>Internal clock gate and division register 51</description>
					<addressOffset>0x08CC</addressOffset>
					<fields>
						<field>
							<name>ICLK_CSIHOST1_EN</name>
							<description>iclk_csihost1 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ICLK_CSIHOST0_EN</name>
							<description>iclk_csihost0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ICLK_CSIHOST01_EN</name>
							<description>iclk_csihost01 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST5_VICAP_EN</name>
							<description>clk_csihost5_vicap clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST4_VICAP_EN</name>
							<description>clk_csihost4_vicap clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST3_VICAP_EN</name>
							<description>clk_csihost3_vicap clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST2_VICAP_EN</name>
							<description>clk_csihost2_vicap clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST1_VICAP_EN</name>
							<description>clk_csihost1_vicap clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CSIHOST0_VICAP_EN</name>
							<description>clk_csihost0_vicap clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON52</name>
					<description>Internal clock gate and division register 52</description>
					<addressOffset>0x08D0</addressOffset>
					<fields>
						<field>
							<name>DCLK_VP0_EN</name>
							<description>dclk_vp0 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP2_SRC_EN</name>
							<description>dclk_vp2_src clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP1_SRC_EN</name>
							<description>dclk_vp1_src clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP0_SRC_EN</name>
							<description>dclk_vp0_src clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_EN</name>
							<description>aclk_vop clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_EN</name>
							<description>hclk_vop clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_BIU_EN</name>
							<description>pclk_vop_biu clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_BIU_EN</name>
							<description>hclk_vop_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_BIU_EN</name>
							<description>aclk_vop_low_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_BIU_EN</name>
							<description>aclk_vop_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_ROOT_EN</name>
							<description>pclk_vop_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_EN</name>
							<description>hclk_vop_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_EN</name>
							<description>aclk_vop_low_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_EN</name>
							<description>aclk_vop_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON53</name>
					<description>Internal clock gate and division register 53</description>
					<addressOffset>0x08D4</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_DOBY_EN</name>
							<description>aclk_vop_doby clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_CHANNEL_BIU_EN</name>
							<description>pclk_vop_channel_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_VOP_PMU_EN</name>
							<description>clk_vop_pmu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DSIHOST1_EN</name>
							<description>clk_dsihost1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DSIHOST0_EN</name>
							<description>clk_dsihost0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSIHOST1_EN</name>
							<description>pclk_dsihost1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSIHOST0_EN</name>
							<description>pclk_dsihost0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOPGRF_EN</name>
							<description>pclk_vopgrf clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP3_EN</name>
							<description>dclk_vp3 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP2_EN</name>
							<description>dclk_vp2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP1_EN</name>
							<description>dclk_vp1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON55</name>
					<description>Internal clock gate and division register 55</description>
					<addressOffset>0x08DC</addressOffset>
					<fields>
						<field>
							<name>PCLK_HDCP0_EN</name>
							<description>pclk_hdcp0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HDCP0_EN</name>
							<description>hclk_hdcp0 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP0_EN</name>
							<description>aclk_hdcp0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HDCP_KEY0_EN</name>
							<description>hclk_hdcp_key0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0GRF_EN</name>
							<description>pclk_vo0grf clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP0_BIU_EN</name>
							<description>aclk_hdcp0_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_S_BIU_EN</name>
							<description>pclk_vo0_s_biu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_BIU_EN</name>
							<description>pclk_vo0_biu clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_BIU_EN</name>
							<description>hclk_vo0_s_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_BIU_EN</name>
							<description>hclk_vo0_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_S_ROOT_EN</name>
							<description>pclk_vo0_s_root clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_EN</name>
							<description>pclk_vo0_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_EN</name>
							<description>hclk_vo0_s_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_EN</name>
							<description>hclk_vo0_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_EN</name>
							<description>aclk_vo0_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON56</name>
					<description>Internal clock gate and division register 56</description>
					<addressOffset>0x08E0</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S8_8CH_TX_EN</name>
							<description>clk_i2s8_8ch_tx_src clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S8_8CH_EN</name>
							<description>hclk_i2s8_8ch clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S4_8CH_TX_EN</name>
							<description>mclk_i2s4_8ch_tx clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S4_8CH_FRAC_TX_EN</name>
							<description>clk_i2s4_8ch_tx_frac clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S4_8CH_TX_EN</name>
							<description>clk_i2s4_8ch_tx_src clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S4_8CH_EN</name>
							<description>hclk_i2s4_8ch clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DP1_EN</name>
							<description>clk_dp1 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DP0_EN</name>
							<description>clk_dp0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_S_DP1_EN</name>
							<description>pclk_s_dp1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_S_DP0_EN</name>
							<description>pclk_s_dp0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DP1_EN</name>
							<description>pclk_dp1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DP0_EN</name>
							<description>pclk_dp0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_AUX16MHZ_1_EN</name>
							<description>clk_aux16mhz_1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_AUX16MHZ_0_EN</name>
							<description>clk_aux16mhz_0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TRNG0_EN</name>
							<description>pclk_trng0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TRNG0_EN</name>
							<description>aclk_trng0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON57</name>
					<description>Internal clock gate and division register 57</description>
					<addressOffset>0x08E4</addressOffset>
					<fields>
						<field>
							<name>MCLK_SPDIF5_EN</name>
							<description>mclk_spdif5 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF5_DP1_EN</name>
							<description>mclk_spdif5_dp1 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF5_DP1_FRAC_EN</name>
							<description>clk_spdif5_dp1_frac clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF5_DP1_EN</name>
							<description>clk_spdif5_dp1_src clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF5_DP1_EN</name>
							<description>hclk_spdif5_dp1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF2_EN</name>
							<description>mclk_spdif2 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF2_DP0_EN</name>
							<description>mclk_spdif2_dp0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF2_DP0_FRAC_EN</name>
							<description>clk_spdif2_dp0_frac clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF2_DP0_EN</name>
							<description>clk_spdif2_dp0_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF2_DP0_EN</name>
							<description>hclk_spdif2_dp0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S8_8CH_TX_EN</name>
							<description>mclk_i2s8_8ch_tx clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S8_8CH_FRAC_TX_EN</name>
							<description>clk_i2s8_8ch_tx_frac clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON59</name>
					<description>Internal clock gate and division register 59</description>
					<addressOffset>0x08EC</addressOffset>
					<fields>
						<field>
							<name>PCLK_S_EDP1_EN</name>
							<description>pclk_s_edp1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_S_EDP0_EN</name>
							<description>pclk_s_edp0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_S_BIU_EN</name>
							<description>pclk_vo1_s_biu clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1GRF_EN</name>
							<description>pclk_vo1grf clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_BIU_EN</name>
							<description>pclk_vo1_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_BIU_EN</name>
							<description>hclk_vo1_s_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_BIU_EN</name>
							<description>hclk_vo1_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1_BIU_EN</name>
							<description>aclk_vo1_biu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_BIU_EN</name>
							<description>aclk_hdcp1_biu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_EN</name>
							<description>pclk_vo1_s_root clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_EN</name>
							<description>pclk_vo1_root clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_EN</name>
							<description>hclk_vo1_s_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_ROOT_EN</name>
							<description>hclk_vo1_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_EN</name>
							<description>aclk_hdmirx_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_EN</name>
							<description>aclk_hdcp1_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON60</name>
					<description>Internal clock gate and division register 60</description>
					<addressOffset>0x08F0</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMITX0_EARC_EN</name>
							<description>clk_hdmitx0_earc clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDMITX0_EN</name>
							<description>pclk_hdmitx0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TRNG1_EN</name>
							<description>pclk_trng1 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TRNG1_EN</name>
							<description>aclk_trng1 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDCP1_EN</name>
							<description>pclk_hdcp1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HDCP1_EN</name>
							<description>hclk_hdcp1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_EN</name>
							<description>aclk_hdcp1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_HDCP_KEY1_EN</name>
							<description>hclk_hdcp_key1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S7_8CH_RX_EN</name>
							<description>mclk_i2s7_8ch_rx clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S7_8CH_FRAC_RX_EN</name>
							<description>clk_i2s7_8ch_rx_frac clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S7_8CH_RX_EN</name>
							<description>clk_i2s7_8ch_rx_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S7_8CH_EN</name>
							<description>hclk_i2s7_8ch clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON61</name>
					<description>Internal clock gate and division register 61</description>
					<addressOffset>0x08F4</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMIRX_TMDSQP_EN</name>
							<description>clk_hdmirx_tmdsqp clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_AUD_EN</name>
							<description>clk_hdmirx_aud clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_AUD_FRAC_EN</name>
							<description>clk_hdmirx_aud_frac clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_AUD_SRC_EN</name>
							<description>clk_hdmirx_aud_src clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIRX_REF_EN</name>
							<description>clk_hdmirx_ref clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDMIRX_EN</name>
							<description>pclk_hdmirx clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_EN</name>
							<description>aclk_hdmirx clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITX1_REF_EN</name>
							<description>clk_hdmitx1_ref clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITX1_EARC_EN</name>
							<description>clk_hdmitx1_earc clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDMITX1_EN</name>
							<description>pclk_hdmitx1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMITX0_REF_EN</name>
							<description>clk_hdmitx0_ref clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON62</name>
					<description>Internal clock gate and division register 62</description>
					<addressOffset>0x08F8</addressOffset>
					<fields>
						<field>
							<name>MCLK_I2S6_8CH_TX_EN</name>
							<description>mclk_i2s6_8ch_tx clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_FRAC_TX_EN</name>
							<description>clk_i2s6_8ch_tx_frac clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_TX_EN</name>
							<description>clk_i2s6_8ch_tx_src clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S5_8CH_EN</name>
							<description>hclk_i2s5_8ch clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S5_8CH_TX_EN</name>
							<description>mclk_i2s5_8ch_tx clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S5_8CH_FRAC_TX_EN</name>
							<description>clk_i2s5_8ch_tx_frac clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S5_8CH_TX_EN</name>
							<description>clk_i2s5_8ch_tx_src clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EDP1_200M_EN</name>
							<description>clk_edp1_200m clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EDP1_24M_EN</name>
							<description>clk_edp1_24m clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_EDP1_EN</name>
							<description>pclk_edp1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EDP0_200M_EN</name>
							<description>clk_edp0_200m clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EDP0_24M_EN</name>
							<description>clk_edp0_24m clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_EDP0_EN</name>
							<description>pclk_edp0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON63</name>
					<description>Internal clock gate and division register 63</description>
					<addressOffset>0x08FC</addressOffset>
					<fields>
						<field>
							<name>MCLK_SPDIFRX1_EN</name>
							<description>mclk_spdifrx1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIFRX1_EN</name>
							<description>hclk_spdifrx1 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIFRX0_EN</name>
							<description>mclk_spdifrx0 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIFRX0_EN</name>
							<description>hclk_spdifrx0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF4_EN</name>
							<description>mclk_spdif4 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF4_FRAC_EN</name>
							<description>clk_spdif4_frac clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF4_EN</name>
							<description>clk_spdif4_src clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF4_EN</name>
							<description>hclk_spdif4 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIF3_EN</name>
							<description>mclk_spdif3 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF3_FRAC_EN</name>
							<description>clk_spdif3_frac clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SPDIF3_EN</name>
							<description>clk_spdif3_src clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIF3_EN</name>
							<description>hclk_spdif3 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S6_8CH_EN</name>
							<description>hclk_i2s6_8ch clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S6_8CH_RX_EN</name>
							<description>mclk_i2s6_8ch_rx clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_FRAC_RX_EN</name>
							<description>clk_i2s6_8ch_rx_frac clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S6_8CH_RX_EN</name>
							<description>clk_i2s6_8ch_rx_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON64</name>
					<description>Internal clock gate and division register 64</description>
					<addressOffset>0x0900</addressOffset>
					<fields>
						<field>
							<name>DCLK_VP2HDMI_BRIDGE1_VO1_EN</name>
							<description>dclk_vp2hdmi_bridge1_vo1 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_VP2HDMI_BRIDGE0_VO1_EN</name>
							<description>dclk_vp2hdmi_bridge0_vo1 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_SPDIFRX2_EN</name>
							<description>mclk_spdifrx2 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SPDIFRX2_EN</name>
							<description>hclk_spdifrx2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON65</name>
					<description>Internal clock gate and division register 65</description>
					<addressOffset>0x0904</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMITRX_REFSRC_EN</name>
							<description>clk_hdmitrx_refsrc clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_S_HDMIRX_EN</name>
							<description>pclk_s_hdmirx clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S10_8CH_RX_EN</name>
							<description>mclk_i2s10_8ch_rx clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S10_8CH_FRAC_RX_EN</name>
							<description>clk_i2s10_8ch_rx_frac clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S10_8CH_RX_EN</name>
							<description>clk_i2s10_8ch_rx_src clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S10_8CH_EN</name>
							<description>hclk_i2s10_8ch clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S9_8CH_RX_EN</name>
							<description>mclk_i2s9_8ch_rx clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S9_8CH_FRAC_RX_EN</name>
							<description>clk_i2s9_8ch_rx_frac clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S9_8CH_RX_EN</name>
							<description>clk_i2s9_8ch_rx_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S9_8CH_EN</name>
							<description>hclk_i2s9_8ch clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON66</name>
					<description>Internal clock gate and division register 66</description>
					<addressOffset>0x0908</addressOffset>
					<fields>
						<field>
							<name>PCLK_PVTM2_EN</name>
							<description>pclk_pvtm2 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_BIU_EN</name>
							<description>pclk_gpu_biu clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_EN</name>
							<description>pclk_gpu_root clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M3_GPU_BIU_EN</name>
							<description>aclk_m3_gpu_biu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M2_GPU_BIU_EN</name>
							<description>aclk_m2_gpu_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M1_GPU_BIU_EN</name>
							<description>aclk_m1_gpu_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M0_GPU_BIU_EN</name>
							<description>aclk_m0_gpu_biu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_S_GPU_BIU_EN</name>
							<description>aclk_s_gpu_biu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_STACKS_EN</name>
							<description>clk_gpu_stacks clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_COREGROUP_EN</name>
							<description>clk_gpu_coregroup clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_EN</name>
							<description>clk_gpu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_SRC_EN</name>
							<description>clk_gpu_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_GPU_EN</name>
							<description>clk_testout_gpu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_SRC_DF_EN</name>
							<description>clk_gpu_src_t clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON67</name>
					<description>Internal clock gate and division register 67</description>
					<addressOffset>0x090C</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_PVTPLL_EN</name>
							<description>clk_gpu_pvtpll clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_GRF_EN</name>
							<description>pclk_gpu_grf clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_PVTM_EN</name>
							<description>clk_gpu_pvtm clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PVTM2_EN</name>
							<description>clk_pvtm2 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON68</name>
					<description>Internal clock gate and division register 68</description>
					<addressOffset>0x0910</addressOffset>
					<fields>
						<field>
							<name>PCLK_AV1_EN</name>
							<description>pclk_av1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AV1_BIU_EN</name>
							<description>pclk_av1_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AV1_ROOT_EN</name>
							<description>pclk_av1_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_EN</name>
							<description>aclk_av1 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_BIU_EN</name>
							<description>aclk_av1_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_EN</name>
							<description>aclk_av1_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON69</name>
					<description>Internal clock gate and division register 69</description>
					<addressOffset>0x0914</addressOffset>
					<fields>
						<field>
							<name>CLK_DDR_TIMER_ROOT_EN</name>
							<description>clk_ddr_timer_root clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FCLK_DDR_CM0_CORE_EN</name>
							<description>fclk_ddr_cm0_core clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_BIU_EN</name>
							<description>hclk_center_biu clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AHB2APB_EN</name>
							<description>hclk_ahb2apb clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_BIU_EN</name>
							<description>aclk_center_s400_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_BIU_EN</name>
							<description>aclk_center_s200_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_EN</name>
							<description>aclk_center_s400_root clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_EN</name>
							<description>aclk_center_s200_root clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SHAREMEM_BIU_EN</name>
							<description>aclk_ddr_sharemem_biu clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_SHAREMEM_EN</name>
							<description>aclk_ddr_sharemem clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DMA2DDR_EN</name>
							<description>aclk_dma2ddr clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DDR_BIU_EN</name>
							<description>aclk_ddr_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_EN</name>
							<description>pclk_center_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_EN</name>
							<description>hclk_center_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_EN</name>
							<description>aclk_center_low_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_EN</name>
							<description>aclk_center_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON70</name>
					<description>Internal clock gate and division register 70</description>
					<addressOffset>0x0918</addressOffset>
					<fields>
						<field>
							<name>PCLK_CENTER_CHANNEL_BIU_EN</name>
							<description>pclk_center_channel_biu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_BIU_EN</name>
							<description>pclk_center_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SHAREMEM_EN</name>
							<description>pclk_sharemem clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DMA2DDR_EN</name>
							<description>pclk_dma2ddr clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TIMER_EN</name>
							<description>pclk_timer clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_WDT_EN</name>
							<description>pclk_wdt clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AHB2APB_EN</name>
							<description>pclk_ahb2apb clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_GRF_EN</name>
							<description>pclk_center_grf clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_CM0_RTC_EN</name>
							<description>clk_ddr_cm0_rtc clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_WDT_DDR_EN</name>
							<description>tclk_wdt_ddr clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_TIMER1_EN</name>
							<description>clk_ddr_timer1 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_TIMER0_EN</name>
							<description>clk_ddr_timer0 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON72</name>
					<description>Internal clock gate and division register 72</description>
					<addressOffset>0x0920</addressOffset>
					<fields>
						<field>
							<name>PCLK_USB2PHY_U2_1_GRF0_EN</name>
							<description>pclk_usb2phy_u2_1_grf0 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USB2PHY_U2_0_GRF0_EN</name>
							<description>pclk_usb2phy_u2_0_grf0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USB2PHY_U3_1_GRF0_EN</name>
							<description>pclk_usb2phy_u3_1_grf0 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USB2PHY_U3_0_GRF0_EN</name>
							<description>pclk_usb2phy_u3_0_grf0 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_APB2ASB_SLV_BOT_RIGHT_EN</name>
							<description>pclk_apb2asb_slv_bot_right clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDPTX1_EN</name>
							<description>pclk_hdptx1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_HDPTX0_EN</name>
							<description>pclk_hdptx0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USBDPPHY1_EN</name>
							<description>pclk_usbdpphy1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USBDPGRF1_EN</name>
							<description>pclk_usbdpgrf1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USBDPPHY0_EN</name>
							<description>pclk_usbdpphy0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_USBDPGRF0_EN</name>
							<description>pclk_usbdpgrf0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON73</name>
					<description>Internal clock gate and division register 73</description>
					<addressOffset>0x0924</addressOffset>
					<fields>
						<field>
							<name>CLK_HDMIHDP1_EN</name>
							<description>clk_hdmihdp1 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDMIHDP0_EN</name>
							<description>clk_hdmihdp0 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON74</name>
					<description>Internal clock gate and division register 74</description>
					<addressOffset>0x0928</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1USB_TOP_BIU_EN</name>
							<description>hclk_vo1usb_top_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_EN</name>
							<description>hclk_vo1usb_top_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_BIU_EN</name>
							<description>aclk_vo1usb_top_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_EN</name>
							<description>aclk_vo1usb_top_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON75</name>
					<description>Internal clock gate and division register 75</description>
					<addressOffset>0x092C</addressOffset>
					<fields>
						<field>
							<name>CCLK_SRC_SDIO_EN</name>
							<description>cclk_src_sdio clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_EN</name>
							<description>hclk_sdio clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_BIU_EN</name>
							<description>hclk_sdio_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_EN</name>
							<description>hclk_sdio_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON76</name>
					<description>Internal clock gate and division register 76</description>
					<addressOffset>0x0930</addressOffset>
					<fields>
						<field>
							<name>CLK_RGA3_1_CORE_EN</name>
							<description>clk_rga3_1_core clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_1_EN</name>
							<description>aclk_rga3_1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_1_EN</name>
							<description>hclk_rga3_1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_BIU_EN</name>
							<description>aclk_rga3_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_BIU_EN</name>
							<description>hclk_rga3_biu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_EN</name>
							<description>hclk_rga3_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_EN</name>
							<description>aclk_rga3_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON77</name>
					<description>Internal clock gate and division register 77</description>
					<addressOffset>0x0934</addressOffset>
					<fields>
						<field>
							<name>CLK_REF_PIPE_PHY2_PLL_SRC_EN</name>
							<description>clk_ref_pipe_phy2_pll_src clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY1_PLL_SRC_EN</name>
							<description>clk_ref_pipe_phy1_pll_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY0_PLL_SRC_EN</name>
							<description>clk_ref_pipe_phy0_pll_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY2_OSC_SRC_EN</name>
							<description>clk_ref_pipe_phy2_osc_src clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY1_OSC_SRC_EN</name>
							<description>clk_ref_pipe_phy1_osc_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_PIPE_PHY0_OSC_SRC_EN</name>
							<description>clk_ref_pipe_phy0_osc_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>ARESETN_TOP_M500_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSIPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSIPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_TOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON02</name>
					<description>Internal clock reset register 2</description>
					<addressOffset>0x0A08</addressOffset>
					<fields>
						<field>
							<name>RESETN_USBDP_COMBO_PHY1_INIT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY0_PCS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY0_LANE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY0_CMN</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY0_INIT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_TOP_M300_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_TOP_S400_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_TOP_S200_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_TOP_M400_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON03</name>
					<description>Internal clock reset register 3</description>
					<addressOffset>0x0A0C</addressOffset>
					<fields>
						<field>
							<name>PRESETN_MIPI_DCPHY0_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MIPI_DCPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY1_PCS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY1_LANE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_USBDP_COMBO_PHY1_CMN</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON04</name>
					<description>Internal clock reset register 4</description>
					<addressOffset>0x0A10</addressOffset>
					<fields>
						<field>
							<name>PRESETN_APB2ASB_SLV_IOC_RIGHT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_IOC_TOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_EMMCIO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_VCCIO6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_VCCIO3_5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_CSIPHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_CDPHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MIPI_DCPHY1_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MIPI_DCPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON05</name>
					<description>Internal clock reset register 5</description>
					<addressOffset>0x0A14</addressOffset>
					<fields>
						<field>
							<name>HRESETN_CHANNEL_SECURE2CENTER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_CHANNEL_SECURE2VO1USB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_CHANNEL_SECURE2CENTER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_CHANNEL_SECURE2VO1USB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON06</name>
					<description>Internal clock reset register 6</description>
					<addressOffset>0x0A18</addressOffset>
					<fields>
						<field>
							<name>PRESETN_CHANNEL_SECURE2CENTER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CHANNEL_SECURE2VO1USB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON07</name>
					<description>Internal clock reset register 7</description>
					<addressOffset>0x0A1C</addressOffset>
					<fields>
						<field>
							<name>HRESETN_I2S3_2CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S2_2CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_ACDCDIG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S0_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S0_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S0_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_AUDIO_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_AUDIO_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON08</name>
					<description>Internal clock reset register 8</description>
					<addressOffset>0x0A20</addressOffset>
					<fields>
						<field>
							<name>HRESETN_SPDIF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DAC_ACDCDIG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S3_2CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S2_2CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON09</name>
					<description>Internal clock reset register 9</description>
					<addressOffset>0x0A24</addressOffset>
					<fields>
						<field>
							<name>RESETN_PDM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_PDM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIF1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIF1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON10</name>
					<description>Internal clock reset register 10</description>
					<addressOffset>0x0A28</addressOffset>
					<fields>
						<field>
							<name>PRESETN_I2C8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_I2C1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DMAC2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DMAC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DMAC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_GIC_DBG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_GIC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_BUS_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_BUS_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON11</name>
					<description>Internal clock reset register 11</description>
					<addressOffset>0x0A2C</addressOffset>
					<fields>
						<field>
							<name>PRESETN_SARADC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CAN2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CAN2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CAN1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CAN1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CAN0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CAN0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_I2C1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON12</name>
					<description>Internal clock reset register 12</description>
					<addressOffset>0x0A30</addressOffset>
					<fields>
						<field>
							<name>SRESETN_UART1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART9</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_UART1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_TSADC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TSADC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON13</name>
					<description>Internal clock reset register 13</description>
					<addressOffset>0x0A34</addressOffset>
					<fields>
						<field>
							<name>SRESETN_UART7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON14</name>
					<description>Internal clock reset register 14</description>
					<addressOffset>0x0A38</addressOffset>
					<fields>
						<field>
							<name>RESETN_SPI4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SPI3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SPI2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SPI1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SPI0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SPI4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SPI3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SPI2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SPI1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SPI0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART9</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_UART8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON15</name>
					<description>Internal clock reset register 15</description>
					<addressOffset>0x0A3C</addressOffset>
					<fields>
						<field>
							<name>RESETN_BUSTIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_BUSTIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_BUSTIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PWM3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PWM3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PWM2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PWM2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PWM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PWM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SYS_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_WDT0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_WDT0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON16</name>
					<description>Internal clock reset register 16</description>
					<addressOffset>0x0A40</addressOffset>
					<fields>
						<field>
							<name>DBRESETN_GPIO1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPIO1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MAILBOX2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MAILBOX1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_MAILBOX0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER11</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER10</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER9</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BUSTIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON17</name>
					<description>Internal clock reset register 17</description>
					<addressOffset>0x0A44</addressOffset>
					<fields>
						<field>
							<name>PRESETN_APB2ASB_MST_BOT_RIGHT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_CDPHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_TOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DFT2APB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_GICADB_GIC2CORE_BUS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_DECOM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DECOM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DECOM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBRESETN_GPIO4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPIO4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBRESETN_GPIO3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPIO3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBRESETN_GPIO2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPIO2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON18</name>
					<description>Internal clock reset register 18</description>
					<addressOffset>0x0A48</addressOffset>
					<fields>
						<field>
							<name>RESETN_OTPC_ARB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_OTPC_NS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_OTPC_NS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_SPINLOCK</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_EMMCIO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_VCCIO6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_VCCIO3_5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_CSIPHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_IOC_RIGHT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_MST_IOC_TOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON19</name>
					<description>Internal clock reset register 19</description>
					<addressOffset>0x0A4C</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDRCM0_INTMUX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PMUCM0_INTMUX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_BUSIOC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON20</name>
					<description>Internal clock reset register 20</description>
					<addressOffset>0x0A50</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDR_STANDBY_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_MON_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DFICTL_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_UPCTL_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_STANDBY_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_MON_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_DFICTL_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_UPCTL_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SBR_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DFI_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_GRF_CH01</name>
							<description>ddr ch0 and ch1 grf presetn When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMRESETN_DDR_MON_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_UPCTL_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_STANDBY_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_MON_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DFICTL_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON21</name>
					<description>Internal clock reset register 21</description>
					<addressOffset>0x0A54</addressOffset>
					<fields>
						<field>
							<name>ARESETN_DDR_FRS_DDRSCH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_RS_DDRSCH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_DDRSCH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_UPCTL_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_STANDBY_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_MON_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_DFICTL_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_UPCTL_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SBR_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DFI_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMRESETN_DDR_MON_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_UPCTL_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON22</name>
					<description>Internal clock reset register 22</description>
					<addressOffset>0x0A58</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDR_DDRSCH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DDRSCH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_SCRAMBLE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SCRAMBLE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_DDRSCH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_RS_DDRSCH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_DDRSCH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_SCRAMBLE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SCRAMBLE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON23</name>
					<description>Internal clock reset register 23</description>
					<addressOffset>0x0A5C</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDR_STANDBY_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_MON_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DFICTL_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_UPCTL_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_STANDBY_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_MON_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_DFICTL_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_UPCTL_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SBR_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DFI_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_GRF_CH23</name>
							<description>ddr ch2 and ch3 grf presetn When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMRESETN_DDR_MON_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_UPCTL_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_STANDBY_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_MON_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DFICTL_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON24</name>
					<description>Internal clock reset register 24</description>
					<addressOffset>0x0A60</addressOffset>
					<fields>
						<field>
							<name>ARESETN_DDR_FRS_DDRSCH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_RS_DDRSCH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_DDRSCH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_UPCTL_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_STANDBY_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_MON_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_DFICTL_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_UPCTL_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_SBR_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DFI_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMRESETN_DDR_MON_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_UPCTL_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON25</name>
					<description>Internal clock reset register 25</description>
					<addressOffset>0x0A64</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDR_DDRSCH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DDR_DDRSCH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_SCRAMBLE3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SCRAMBLE3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_DDRSCH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_RS_DDRSCH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_DDRSCH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_FRS_SCRAMBLE2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SCRAMBLE2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON26</name>
					<description>Internal clock reset register 26</description>
					<addressOffset>0x0A68</addressOffset>
					<fields>
						<field>
							<name>HRESETN_ISP1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_ISP1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_ISP1_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_ISP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON27</name>
					<description>Internal clock reset register 27</description>
					<addressOffset>0x0A6C</addressOffset>
					<fields>
						<field>
							<name>HRESETN_RKNN1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKNN1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON28</name>
					<description>Internal clock reset register 28</description>
					<addressOffset>0x0A70</addressOffset>
					<fields>
						<field>
							<name>HRESETN_RKNN2_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKNN2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN2_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON29</name>
					<description>Internal clock reset register 29</description>
					<addressOffset>0x0A74</addressOffset>
					<fields>
						<field>
							<name>RESETN_PVTM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_NPU_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PVTM1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_NPU_WDT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_NPU_WDT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_NPUTIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_NPUTIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_NPU_TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_NPUTOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN_DSU0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON30</name>
					<description>Internal clock reset register 30</description>
					<addressOffset>0x0A78</addressOffset>
					<fields>
						<field>
							<name>HRESETN_RKNN0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKNN0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKNN0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_NPU_CM0_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRESETN_NPU_CM0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_NPU_CM0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_NPU_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON31</name>
					<description>Internal clock reset register 31</description>
					<addressOffset>0x0A7C</addressOffset>
					<fields>
						<field>
							<name>HRESETN_SFC_XIP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SFC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRESETN_SFC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_EMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BRESETN_EMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRESETN_EMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_EMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_EMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_NVM_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_NVM_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON32</name>
					<description>Internal clock reset register 32</description>
					<addressOffset>0x0A80</addressOffset>
					<fields>
						<field>
							<name>RESETN_PCIE_1L0_POWER_UP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PCIE_2L_POWER_UP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PCIE_4L_POWER_UP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_PCIE_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_GMAC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_GMAC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_PHP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_PCIE_BRIDGE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PHP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DEC_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON33</name>
					<description>Internal clock reset register 33</description>
					<addressOffset>0x0A84</addressOffset>
					<fields>
						<field>
							<name>PRESETN_PCIE_1L1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PCIE_1L0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PCIE_2L</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PCIE_4L</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PCIE_1L2_POWER_UP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PCIE_1L1_POWER_UP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON34</name>
					<description>Internal clock reset register 34</description>
					<addressOffset>0x0A88</addressOffset>
					<fields>
						<field>
							<name>ARESETN_MMU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_MMU_PHP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_MMU_PCIE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_PHP_GIC_ITS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PCIE_1L2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON35</name>
					<description>Internal clock reset register 35</description>
					<addressOffset>0x0A8C</addressOffset>
					<fields>
						<field>
							<name>ARESETN_USB3OTG2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON37</name>
					<description>Internal clock reset register 37</description>
					<addressOffset>0x0A94</addressOffset>
					<fields>
						<field>
							<name>RESETN_ASIC2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_ASIC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_ASIC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RXOOB2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RXOOB1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RXOOB0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_SATA2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_SATA1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_SATA0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PMALIVE2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PMALIVE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PMALIVE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON40</name>
					<description>Internal clock reset register 40</description>
					<addressOffset>0x0AA0</addressOffset>
					<fields>
						<field>
							<name>RESETN_RKVDEC0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RKVDEC0_HEVC_CA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RKVDEC0_CA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVDEC0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVDEC0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVDEC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVDEC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVDEC_CCU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON41</name>
					<description>Internal clock reset register 41</description>
					<addressOffset>0x0AA4</addressOffset>
					<fields>
						<field>
							<name>RESETN_RKVDEC1_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RKVDEC1_HEVC_CA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RKVDEC1_CA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVDEC1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVDEC1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVDEC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVDEC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON42</name>
					<description>Internal clock reset register 42</description>
					<addressOffset>0x0AA8</addressOffset>
					<fields>
						<field>
							<name>CRESETN_USB2P0_HOST0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_USB_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HOST_ARB1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HOST1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HOST_ARB0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HOST0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_USB3OTG1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_USB3OTG0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_USB_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_USB_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON43</name>
					<description>Internal clock reset register 43</description>
					<addressOffset>0x0AAC</addressOffset>
					<fields>
						<field>
							<name>RESETN_HOST_UTMI1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_HOST_UTMI0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRESETN_USB2P0_HOST1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON44</name>
					<description>Internal clock reset register 44</description>
					<addressOffset>0x0AB0</addressOffset>
					<fields>
						<field>
							<name>HRESETN_JPEG_ENCODER2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_ENCODER2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_JPEG_ENCODER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_ENCODER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_JPEG_ENCODER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_ENCODER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VPU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VPU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_DECODER_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VDPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VDPU_LOW_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VDPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON45</name>
					<description>Internal clock reset register 45</description>
					<addressOffset>0x0AB4</addressOffset>
					<fields>
						<field>
							<name>RESETN_RGA3_0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RGA3_0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RGA3_0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_RGA2_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RGA2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RGA2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_IEP2P0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_IEP2P0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_IEP2P0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_JPEG_DECODER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_DECODER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_JPEG_ENCODER3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_JPEG_ENCODER3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON47</name>
					<description>Internal clock reset register 47</description>
					<addressOffset>0x0ABC</addressOffset>
					<fields>
						<field>
							<name>RESETN_RKVENC0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVENC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVENC0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVENC0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVENC0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON48</name>
					<description>Internal clock reset register 48</description>
					<addressOffset>0x0AC0</addressOffset>
					<fields>
						<field>
							<name>RESETN_RKVENC1_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVENC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVENC1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RKVENC1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RKVENC1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON49</name>
					<description>Internal clock reset register 49</description>
					<addressOffset>0x0AC4</addressOffset>
					<fields>
						<field>
							<name>RESETN_ISP0_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_ISP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VI_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VI_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VI_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON50</name>
					<description>Internal clock reset register 50</description>
					<addressOffset>0x0AC8</addressOffset>
					<fields>
						<field>
							<name>PRESETN_CSI_HOST_5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSI_HOST_4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSI_HOST_3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSI_HOST_2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSI_HOST_1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CSI_HOST_0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_FISHEYE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_FISHEYE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON51</name>
					<description>Internal clock reset register 51</description>
					<addressOffset>0x0ACC</addressOffset>
					<fields>
						<field>
							<name>RESETN_CIFIN</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST5_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST4_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST3_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST2_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST1_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_CSIHOST0_VICAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON52</name>
					<description>Internal clock reset register 52</description>
					<addressOffset>0x0AD0</addressOffset>
					<fields>
						<field>
							<name>DRESETN_VP2HDMI_BRIDGE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VP2HDMI_BRIDGE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VOP_LOW_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON53</name>
					<description>Internal clock reset register 53</description>
					<addressOffset>0x0AD4</addressOffset>
					<fields>
						<field>
							<name>PRESETN_VOP_CHANNEL_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_VOP_PMU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DSIHOST1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DSIHOST0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DSIHOST1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DSIHOST0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VOPGRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VP3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VP2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRESETN_VP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON55</name>
					<description>Internal clock reset register 55</description>
					<addressOffset>0x0ADC</addressOffset>
					<fields>
						<field>
							<name>RESETN_HDCP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HDCP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_HDCP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HDCP_KEY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VO0GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_HDCP0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VO0_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VO0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VO0_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VO0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON56</name>
					<description>Internal clock reset register 56</description>
					<addressOffset>0x0AE0</addressOffset>
					<fields>
						<field>
							<name>HRESETN_I2S8_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S4_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S4_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TRNG0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON57</name>
					<description>Internal clock reset register 57</description>
					<addressOffset>0x0AE4</addressOffset>
					<fields>
						<field>
							<name>MRESETN_SPDIF5_DP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIF5_DP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIF2_DP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIF2_DP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S8_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON59</name>
					<description>Internal clock reset register 59</description>
					<addressOffset>0x0AEC</addressOffset>
					<fields>
						<field>
							<name>PRESETN_VO1_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_VO1GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VO1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VO1_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_VO1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VO1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_HDCP1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON60</name>
					<description>Internal clock reset register 60</description>
					<addressOffset>0x0AF0</addressOffset>
					<fields>
						<field>
							<name>PRESETN_HDMITX0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TRNG1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_HDCP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HDCP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_HDCP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_HDCP_KEY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S7_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S7_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON61</name>
					<description>Internal clock reset register 61</description>
					<addressOffset>0x0AF4</addressOffset>
					<fields>
						<field>
							<name>RESETN_HDMIRX_REF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_HDMIRX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_HDMIRX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_HDMITX1_REF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_HDMITX1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_HDMITX0_REF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON62</name>
					<description>Internal clock reset register 62</description>
					<addressOffset>0x0AF8</addressOffset>
					<fields>
						<field>
							<name>MRESETN_I2S6_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S5_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S5_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_EDP1_24M</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_EDP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_EDP0_24M</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_EDP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON63</name>
					<description>Internal clock reset register 63</description>
					<addressOffset>0x0AFC</addressOffset>
					<fields>
						<field>
							<name>MRESETN_SPDIFRX1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIFRX1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIFRX0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIFRX0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIF4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIF4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIF3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIF3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S6_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S6_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON64</name>
					<description>Internal clock reset register 64</description>
					<addressOffset>0x0B00</addressOffset>
					<fields>
						<field>
							<name>RESETN_VO1_BRIDGE1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_VO1_BRIDGE0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_LINKSYM_HDMITXPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_LINKSYM_HDMITXPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_SPDIFRX2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SPDIFRX2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON65</name>
					<description>Internal clock reset register 65</description>
					<addressOffset>0x0B04</addressOffset>
					<fields>
						<field>
							<name>PRESETN_S_HDMIRX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S10_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S10_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MRESETN_I2S9_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_I2S9_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON66</name>
					<description>Internal clock reset register 66</description>
					<addressOffset>0x0B08</addressOffset>
					<fields>
						<field>
							<name>PRESETN_PVTM2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_M3_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_M2_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_M1_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_M0_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_S_GPU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSRESETN_GPU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_GPU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON67</name>
					<description>Internal clock reset register 67</description>
					<addressOffset>0x0B0C</addressOffset>
					<fields>
						<field>
							<name>PORESETN_GPU_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_GPU_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPU_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_PVTM2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON68</name>
					<description>Internal clock reset register 68</description>
					<addressOffset>0x0B10</addressOffset>
					<fields>
						<field>
							<name>PRESETN_AV1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_AV1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_AV1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_AV1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON69</name>
					<description>Internal clock reset register 69</description>
					<addressOffset>0x0B14</addressOffset>
					<fields>
						<field>
							<name>FRESETN_DDR_CM0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_CENTER_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_AHB2APB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_CENTER_S400_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_CENTER_S200_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SHAREMEM_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_SHAREMEM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DMA2DDR</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_DDR_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON70</name>
					<description>Internal clock reset register 70</description>
					<addressOffset>0x0B18</addressOffset>
					<fields>
						<field>
							<name>PRESETN_CENTER_CHANNEL_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CENTER_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_SHAREMEM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_DMA2DDR</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_WDT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_AHB2APB</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_CENTER_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_DDR_CM0_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRESETN_WDT_DDR</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_TIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_DDR_TIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON72</name>
					<description>Internal clock reset register 72</description>
					<addressOffset>0x0B20</addressOffset>
					<fields>
						<field>
							<name>PRESETN_USB2PHY_U2_1_GRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USB2PHY_U2_0_GRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USB2PHY_U3_1_GRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USB2PHY_U3_0_GRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_BOT_RIGHT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_HDPTX1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_HDPTX0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USBDPPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USBDPGRF1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USBDPPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_USBDPGRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON73</name>
					<description>Internal clock reset register 73</description>
					<addressOffset>0x0B24</addressOffset>
					<fields>
						<field>
							<name>RESETN_HDMIHDP1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_HDMIHDP0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON74</name>
					<description>Internal clock reset register 74</description>
					<addressOffset>0x0B28</addressOffset>
					<fields>
						<field>
							<name>HRESETN_VO1USB_TOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_VO1USB_TOP_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON75</name>
					<description>Internal clock reset register 75</description>
					<addressOffset>0x0B2C</addressOffset>
					<fields>
						<field>
							<name>RESETN_SDIO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SDIO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_SDIO_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON76</name>
					<description>Internal clock reset register 76</description>
					<addressOffset>0x0B30</addressOffset>
					<fields>
						<field>
							<name>RESETN_RGA3_1_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RGA3_1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RGA3_1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARESETN_RGA3_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HRESETN_RGA3_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON77</name>
					<description>Internal clock reset register 77</description>
					<addressOffset>0x0B34</addressOffset>
					<fields>
						<field>
							<name>RESETN_REF_PIPE_PHY2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_REF_PIPE_PHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_REF_PIPE_PHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASSERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GLB_CNT_TH</name>
					<description>System control register</description>
					<addressOffset>0x0C00</addressOffset>
					<fields>
						<field>
							<name>GLOBAL_RESET_COUNTER_THRESHOLD</name>
							<description>global_reset_counter_threshold Global soft reset, wdt reset or tsadc_shut reset asserted time counter threshold. Measured in OSC clock cycles</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GLBRST_ST</name>
					<description>System control register</description>
					<addressOffset>0x0C04</addressOffset>
					<fields>
						<field>
							<name>GLBRST_WDT4_RST</name>
							<description>glbrst_wdt4_rst If High, global reset by WDT4.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_WDT3_RST</name>
							<description>glbrst_wdt3_rst If High, global reset by WDT3.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_WDT2_RST</name>
							<description>glbrst_wdt2_rst If High, global reset by WDT2.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_WDT1_RST</name>
							<description>glbrst_wdt1_rst If High, global reset by WDT1.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_WDT0_RST</name>
							<description>glbrst_wdt0_rst If High, global reset by WDT0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_SGRF_CRC_CHK_RST</name>
							<description>glbrst_sgrf_crc_chk_rst If High, global reset by SGRF_CRC check.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_DSUSGRF_CRC_CHK_RST</name>
							<description>glbrst_dsusgrf_crc_chk_rst If High, global reset by DSUSGRF_CRC check.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_PMUSGRF_CRC_CHK_RST</name>
							<description>glbrst_pmusgrf_crc_chk_rst If High, global reset by PMUSGRF_CRC check.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_OSC_CHK_RST</name>
							<description>glbrst_osc_chk_rst If High, global reset by OSC check.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GLBRST_WDT_RST</name>
							<description>glbrst_wdt_rst If High, global reset by WDT. Check CRU_GLBRST_ST[15:11] for detail.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SECOND_GLBRST_WDT_RST</name>
							<description>second_glbrst_wdt_rst If High, second global reset by WDT.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIRST_GLBRST_WDT_RST</name>
							<description>first_glbrst_wdt_rst If High, first global reset by WDT.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SECOND_GLBRST_TSADC_RST</name>
							<description>second_glbrst_tsadc_rst If High, second global reset by TSADC.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIRST_GLBRST_TSADC_RST</name>
							<description>first_glbrst_tsadc_rst If High, first global reset by TSADC.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SECOND_GLBRST_REGISTER_RST</name>
							<description>second_glbrst_register_rst If High, second global reset by register.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIRST_GLBRST_REGISTER_RST</name>
							<description>first_glbrst_register_rst If High, first global reset by register.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GLB_SRST_FST_VALUE</name>
					<description>System control register</description>
					<addressOffset>0x0C08</addressOffset>
					<fields>
						<field>
							<name>GLB_SRSC_FIRST_VALUE</name>
							<description>GLB_SRST_FST The first global software reset configuration value. Set 0xfdb9 enable.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GLB_SRST_SND_VALUE</name>
					<description>System control register</description>
					<addressOffset>0x0C0C</addressOffset>
					<fields>
						<field>
							<name>GLB_SRSC_SECOND_VALUE</name>
							<description>GLB_SRST_SND The second global software reset configuration value. Set 0xeca8 enable.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GLB_RST_CON</name>
					<description>System control register</description>
					<addressOffset>0x0C10</addressOffset>
					<fields>
						<field>
							<name>CRC_SGRF_CHK_TRIG_GLBRST_SEL</name>
							<description>crc_sgrf_chk_trig_glbrst_sel</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>CRC_SGRF check trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>CRC_SGRF check trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_DSUSGRF_CHK_TRIG_GLBRST_SEL</name>
							<description>crc_dsusgrf_chk_trig_glbrst_sel</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>CRC_DSUSGRF check trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>CRC_DSUSGRF check trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_PMUSGRF_CHK_TRIG_GLBRST_SEL</name>
							<description>crc_pmusgrf_chk_trig_glbrst_sel</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>CRC_PMUSGRF check trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>CRC_PMUSGRF check trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_CHK_TRIG_GLBRST_SEL</name>
							<description>osc_chk_trig_glbrst_sel</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>OSC check trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>OSC check trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WDT_TRIG_GLBRST_SEL</name>
							<description>wdt_trig_glbrst_sel</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>WDT trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>WDT trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_SGRF_CHK_TRIG_GLBRST_EN</name>
							<description>crc_sgrf_chk_trig_glbrst_en</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable CRC_SGRF check trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable CRC_SGRF check trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_DSUSGRF_CHK_TRIG_GLBRST_EN</name>
							<description>crc_dsusgrf_chk_trig_glbrst_en</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable CRC_DSUSGRF check trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable CRC_DSUSGRF check trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_PMUSGRF_CHK_TRIG_GLBRST_EN</name>
							<description>crc_pmusgrf_chk_trig_glbrst_en</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable CRC_PMUSGRF check trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable CRC_PMUSGRF check trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_CHK_TRIG_GLBRST_EN</name>
							<description>osc_chk_trig_glbrst_en</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable OSC check trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable OSC check trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WDT_TRIG_GLBRST_EN</name>
							<description>wdt_trig_glbrst_en</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable WDT trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable WDT trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WDT_TRIG_PMU_EN</name>
							<description>wdt_trig_pmu_en</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable wdt reset trigger pmu reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable wdt reset trigger pmu reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GLBRST_TRIG_PMU_EN</name>
							<description>glbrst_trig_pmu_en</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable global reset trigger pmu reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable global reset trigger pmu reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GLBRST_TRIG_PMU_SEL</name>
							<description>glbrst_trig_pmu_sel</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>First global reset trigger pmu reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>Second global reset trigger pmu reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TSADC_TRIG_GLBRST_EN</name>
							<description>tsadc_trig_glbrst_en</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable tsadc trigger global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable tsadc trigger global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TSADC_TRIG_GLBRST_SEL</name>
							<description>tsadc_trig_glbrst_sel</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST</name>
									<description>tsadc trigger first global reset.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECOND</name>
									<description>tsadc trigger second global reset.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_CON0</name>
					<description>System control register</description>
					<addressOffset>0x0C24</addressOffset>
					<fields>
						<field>
							<name>DRV_SEL</name>
							<description>Selection for drive clock</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE</name>
									<description>Select clock delayed by phase shift</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_AND_DELAY</name>
									<description>Select clock delayed by phase shift and delay line It can be modified when init_state=1 and should be stable when init_state=0.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRV_DELAYNUM</name>
							<description>Delay element number configuration for drive clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DRV_DEGREE</name>
							<description>Phase selection for drive clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEGREE_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_90</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_180</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_270</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INIT_STATE</name>
							<description>Enable initialization for clock source. When init_state=1, the host clocks including drive clock and sample clock are inactive.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_CON1</name>
					<description>System control register</description>
					<addressOffset>0x0C28</addressOffset>
					<fields>
						<field>
							<name>SAMPLE_SEL</name>
							<description>Selection for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE</name>
									<description>Select clock delayed by phase shift</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_AND_DELAY</name>
									<description>Select clock delayed by phase shift and delay line</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SAMPLE_DELAYNUM</name>
							<description>Delay element number configuration for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SAMPLE_DEGREE</name>
							<description>Phase selection for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEGREE_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_90</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_180</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_270</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SDMMC_CON0</name>
					<description>System control register</description>
					<addressOffset>0x0C30</addressOffset>
					<fields>
						<field>
							<name>DRV_SEL</name>
							<description>Selection for drive clock.  It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE</name>
									<description>Select clock delayed by phase shift</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_AND_DELAY</name>
									<description>Select clock delayed by phase shift and delay line</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRV_DELAYNUM</name>
							<description>Delay element number configuration for drive clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DRV_DEGREE</name>
							<description>Phase selection for drive clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEGREE_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_90</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_180</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_270</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INIT_STATE</name>
							<description>Enable initialization for clock source. When init_state=1, the host clocks including drive clock and sample clock are inactive.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SDMMC_CON1</name>
					<description>System control register</description>
					<addressOffset>0x0C34</addressOffset>
					<fields>
						<field>
							<name>SAMPLE_SEL</name>
							<description>Selection for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE</name>
									<description>Select clock delayed by phase shift</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_AND_DELAY</name>
									<description>Select clock delayed by phase shift and delay line</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SAMPLE_DELAYNUM</name>
							<description>Delay element number configuration for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SAMPLE_DEGREE</name>
							<description>Phase selection for sample clock. It can be modified when init_state=1 and should be stable when init_state=0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEGREE_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_90</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_180</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEGREE_270</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PHYREF_ALT_GATE_CON</name>
					<description>System control register</description>
					<addressOffset>0x0C38</addressOffset>
					<fields>
						<field>
							<name>PHY1_REF_ALT_CLK_M_EN</name>
							<description>phy1_ref_alt_clk_m clock gating control. When high, disable clock.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHY1_REF_ALT_CLK_P_EN</name>
							<description>phy1_ref_alt_clk_p clock gating control. When high, disable clock.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHY0_REF_ALT_CLK_M_EN</name>
							<description>phy0_ref_alt_clk_m clock gating control. When high, disable clock.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHY0_REF_ALT_CLK_P_EN</name>
							<description>phy0_ref_alt_clk_p clock gating control. When high, disable clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CM0_GATEMASK_CON</name>
					<description>System control register</description>
					<addressOffset>0x0C3C</addressOffset>
					<fields>
						<field>
							<name>DDRCM0_SCLK_CM0S_EN</name>
							<description>ddrcm0_sclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCM0_HCLK_CM0S_EN</name>
							<description>ddrcm0_hclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCM0_DCLK_CM0S_EN</name>
							<description>ddrcm0_dclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPUCM0_SCLK_CM0S_EN</name>
							<description>npucm0_sclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPUCM0_HCLK_CM0S_EN</name>
							<description>npucm0_hclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NPUCM0_DCLK_CM0S_EN</name>
							<description>npucm0_dclk_cm0s clock gating control. When high, disable clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>QCHANNEL_CON01</name>
					<description>Qchannel control register 1</description>
					<addressOffset>0x0CA4</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable clk_gpu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable clk_gpu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable clk_gpu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable clk_gpu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_GIC_ITS_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_php_gic_its qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_php_gic_its qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_GIC_ITS_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_php_gic_its qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_php_gic_its qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GICADB_GIC2CORE_BUS_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_gicadb_gic2core_bus qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_gicadb_gic2core_bus qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GICADB_GIC2CORE_BUS_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_gicadb_gic2core_bus qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_gicadb_gic2core_bus qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GIC_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_gic qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_gic qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_GIC_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_gic qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_gic qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON08</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC0</addressOffset>
					<fields>
						<field>
							<name>ACLK_M0_GPU_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_M0_GPU_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M0_GPU_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M0_GPU_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M0_GPU_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON09</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC4</addressOffset>
					<fields>
						<field>
							<name>ACLK_M1_GPU_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_M1_GPU_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M1_GPU_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M1_GPU_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M1_GPU_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON10</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC8</addressOffset>
					<fields>
						<field>
							<name>ACLK_M2_GPU_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_M2_GPU_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M2_GPU_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M2_GPU_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M2_GPU_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON11</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CCC</addressOffset>
					<fields>
						<field>
							<name>ACLK_M3_GPU_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_M3_GPU_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M3_GPU_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M3_GPU_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M3_GPU_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON12</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CD0</addressOffset>
					<fields>
						<field>
							<name>CLK_RKNN_DSU0_SRC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_LO_TOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D08</addressOffset>
					<fields>
						<field>
							<name>ACLK_LOW_TOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_LO_TOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D0C</addressOffset>
					<fields>
						<field>
							<name>ACLK_LOW_TOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_low_top_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_low_top_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_LOW_TOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_low_top_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M400_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D10</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M400_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M400_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D14</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M400_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m400_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m400_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M400_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m400_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_S400_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D18</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_S400_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_S400_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_S400_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D1C</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_S400_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S400_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s400_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S400_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s400_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S400_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s400_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_BUS_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D20</addressOffset>
					<fields>
						<field>
							<name>ACLK_BUS_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_BUS_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D24</addressOffset>
					<fields>
						<field>
							<name>ACLK_BUS_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_bus_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_bus_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_BUS_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_bus_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_ISP1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D28</addressOffset>
					<fields>
						<field>
							<name>ACLK_ISP1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_ISP1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D2C</addressOffset>
					<fields>
						<field>
							<name>ACLK_ISP1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_isp1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_isp1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ISP1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_isp1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_RKNN_DSU0_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D30</addressOffset>
					<fields>
						<field>
							<name>CLK_RKNN_DSU0_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_RKNN_DSU0_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D34</addressOffset>
					<fields>
						<field>
							<name>CLK_RKNN_DSU0_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0 switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0 switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0 switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKNN_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D38</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKNN_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKNN_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D3C</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKNN_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rknn_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rknn_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKNN_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rknn_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_NVM_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D40</addressOffset>
					<fields>
						<field>
							<name>ACLK_NVM_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_NVM_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D44</addressOffset>
					<fields>
						<field>
							<name>ACLK_NVM_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_nvm_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_nvm_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_NVM_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_nvm_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_PHP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D48</addressOffset>
					<fields>
						<field>
							<name>ACLK_PHP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_PHP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D4C</addressOffset>
					<fields>
						<field>
							<name>ACLK_PHP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_php_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_php_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PHP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_php_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D50</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D54</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC_CCU_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D58</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC_CCU_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC_CCU_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D5C</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC_CCU_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec_ccu switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec_ccu switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC_CCU_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec_ccu switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D60</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVDEC1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D64</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVDEC1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVDEC1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvdec1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_USB_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D68</addressOffset>
					<fields>
						<field>
							<name>ACLK_USB_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_USB_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_USB_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D6C</addressOffset>
					<fields>
						<field>
							<name>ACLK_USB_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_usb_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_usb_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_USB_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_usb_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VDPU_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D70</addressOffset>
					<fields>
						<field>
							<name>ACLK_VDPU_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VDPU_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D74</addressOffset>
					<fields>
						<field>
							<name>ACLK_VDPU_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VDPU_LOW_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D78</addressOffset>
					<fields>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VDPU_LOW_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D7C</addressOffset>
					<fields>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_low_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_low_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VDPU_LOW_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vdpu_low_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D80</addressOffset>
					<fields>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D84</addressOffset>
					<fields>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_jpeg_decoder_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_jpeg_decoder_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_JPEG_DECODER_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_jpeg_decoder_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVENC0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D88</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVENC0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVENC0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D8C</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVENC0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVENC1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D90</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVENC1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RKVENC1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D94</addressOffset>
					<fields>
						<field>
							<name>ACLK_RKVENC1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RKVENC1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rkvenc1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VI_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D98</addressOffset>
					<fields>
						<field>
							<name>ACLK_VI_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VI_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VI_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D9C</addressOffset>
					<fields>
						<field>
							<name>ACLK_VI_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vi_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vi_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VI_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vi_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DA0</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DA4</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VO0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DA8</addressOffset>
					<fields>
						<field>
							<name>ACLK_VO0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VO0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DAC</addressOffset>
					<fields>
						<field>
							<name>ACLK_VO0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_HDCP1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DB0</addressOffset>
					<fields>
						<field>
							<name>ACLK_HDCP1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_HDCP1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DB4</addressOffset>
					<fields>
						<field>
							<name>ACLK_HDCP1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdcp1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdcp1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDCP1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdcp1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_HDMIRX_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DB8</addressOffset>
					<fields>
						<field>
							<name>ACLK_HDMIRX_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_HDMIRX_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DBC</addressOffset>
					<fields>
						<field>
							<name>ACLK_HDMIRX_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdmirx_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdmirx_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_HDMIRX_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_hdmirx_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_GPU_COREGROUP_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DC0</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_COREGROUP_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_GPU_COREGROUP_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_GPU_COREGROUP_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DC4</addressOffset>
					<fields>
						<field>
							<name>CLK_GPU_COREGROUP_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_COREGROUP_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_gpu_coregroup switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_COREGROUP_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_gpu_coregroup switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_GPU_COREGROUP_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_gpu_coregroup switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_AV1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DE0</addressOffset>
					<fields>
						<field>
							<name>ACLK_AV1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_AV1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DE4</addressOffset>
					<fields>
						<field>
							<name>ACLK_AV1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_av1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_av1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_AV1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_av1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DE8</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DEC</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_LOW_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DF0</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_LOW_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DF4</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_low_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_low_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_LOW_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_low_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_S400_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0DF8</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_S400_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_S400_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0DFC</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_S400_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s400_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s400_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S400_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s400_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E00</addressOffset>
					<fields>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E04</addressOffset>
					<fields>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo1usb_top_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo1usb_top_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VO1USB_TOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vo1usb_top_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RGA3_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E08</addressOffset>
					<fields>
						<field>
							<name>ACLK_RGA3_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_RGA3_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E0C</addressOffset>
					<fields>
						<field>
							<name>ACLK_RGA3_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rga3_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rga3_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_RGA3_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_rga3_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_AV1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E10</addressOffset>
					<fields>
						<field>
							<name>PCLK_AV1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_AV1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_AV1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E14</addressOffset>
					<fields>
						<field>
							<name>PCLK_AV1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AV1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_av1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AV1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_av1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AV1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_av1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_ISP1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E18</addressOffset>
					<fields>
						<field>
							<name>HCLK_ISP1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_ISP1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E1C</addressOffset>
					<fields>
						<field>
							<name>HCLK_ISP1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_isp1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_isp1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_ISP1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_isp1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_NPUTOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E20</addressOffset>
					<fields>
						<field>
							<name>PCLK_NPUTOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_NPUTOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E24</addressOffset>
					<fields>
						<field>
							<name>PCLK_NPUTOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_nputop_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_nputop_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_NPUTOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_nputop_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_NPU_CM0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E28</addressOffset>
					<fields>
						<field>
							<name>HCLK_NPU_CM0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_NPU_CM0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E2C</addressOffset>
					<fields>
						<field>
							<name>HCLK_NPU_CM0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_npu_cm0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_npu_cm0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NPU_CM0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_npu_cm0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_NVM_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E30</addressOffset>
					<fields>
						<field>
							<name>HCLK_NVM_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_NVM_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E34</addressOffset>
					<fields>
						<field>
							<name>HCLK_NVM_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_nvm_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_nvm_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_NVM_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_nvm_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_PHP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E38</addressOffset>
					<fields>
						<field>
							<name>PCLK_PHP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_PHP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E3C</addressOffset>
					<fields>
						<field>
							<name>PCLK_PHP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_php_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_php_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_php_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_PCIE_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E40</addressOffset>
					<fields>
						<field>
							<name>ACLK_PCIE_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_PCIE_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E44</addressOffset>
					<fields>
						<field>
							<name>ACLK_PCIE_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_pcie_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_pcie_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_PCIE_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_pcie_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVDEC0_ROOT_CON0</name>
					<description>Auto clock switch control register 0CLK_PCIE_ROOT_CLKSEL_CFG ; clksel_cfg Auto switch clock selection.</description>
					<addressOffset>0x0E48</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVDEC0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVDEC0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E4C</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVDEC0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVDEC1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E50</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVDEC1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVDEC1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E54</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVDEC1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVDEC1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvdec1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_TOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E58</addressOffset>
					<fields>
						<field>
							<name>PCLK_TOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_TOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E5C</addressOffset>
					<fields>
						<field>
							<name>PCLK_TOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_top_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_top_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_top_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M500_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E60</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M500_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M500_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E64</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M500_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m500_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m500_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M500_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m500_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_S200_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E68</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_S200_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_S200_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E6C</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_S200_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s200_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s200_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_S200_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_s200_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_USB_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E70</addressOffset>
					<fields>
						<field>
							<name>HCLK_USB_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_USB_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_USB_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E74</addressOffset>
					<fields>
						<field>
							<name>HCLK_USB_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_USB_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_usb_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_USB_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_usb_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_USB_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_usb_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VDPU_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E78</addressOffset>
					<fields>
						<field>
							<name>HCLK_VDPU_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VDPU_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VDPU_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E7C</addressOffset>
					<fields>
						<field>
							<name>HCLK_VDPU_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VDPU_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vdpu_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VDPU_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vdpu_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VDPU_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vdpu_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVENC0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E80</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVENC0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVENC0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E84</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVENC0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVENC1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E88</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVENC1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RKVENC1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E8C</addressOffset>
					<fields>
						<field>
							<name>HCLK_RKVENC1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RKVENC1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rkvenc1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VI_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E90</addressOffset>
					<fields>
						<field>
							<name>HCLK_VI_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VI_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VI_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E94</addressOffset>
					<fields>
						<field>
							<name>HCLK_VI_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vi_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vi_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VI_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vi_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VI_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0E98</addressOffset>
					<fields>
						<field>
							<name>PCLK_VI_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VI_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VI_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0E9C</addressOffset>
					<fields>
						<field>
							<name>PCLK_VI_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VI_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vi_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VI_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vi_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VI_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vi_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VOP_LOW_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EA0</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_LOW_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_VOP_LOW_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EA4</addressOffset>
					<fields>
						<field>
							<name>ACLK_VOP_LOW_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_low_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_low_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_VOP_LOW_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_vop_low_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EA8</addressOffset>
					<fields>
						<field>
							<name>HCLK_VOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EAC</addressOffset>
					<fields>
						<field>
							<name>HCLK_VOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vop_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vop_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vop_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EB0</addressOffset>
					<fields>
						<field>
							<name>PCLK_VOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EB4</addressOffset>
					<fields>
						<field>
							<name>PCLK_VOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vop_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vop_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vop_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EB8</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EBC</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO0_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EC0</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO0_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO0_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EC4</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO0_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO0_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo0_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO0_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EC8</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO0_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO0_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0ECC</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO0_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO0_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0ED0</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO0_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VO0_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO0_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0ED4</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO0_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO0_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo0_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0ED8</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VO1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EDC</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EE0</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EE4</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO1_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EE8</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO1_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO1_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EEC</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO1_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO1_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EF0</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO1_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_VO1_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EF4</addressOffset>
					<fields>
						<field>
							<name>PCLK_VO1_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_VO1_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_vo1_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_GPU_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0EF8</addressOffset>
					<fields>
						<field>
							<name>PCLK_GPU_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_GPU_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0EFC</addressOffset>
					<fields>
						<field>
							<name>PCLK_GPU_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_gpu_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_gpu_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPU_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_gpu_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_CENTER_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F00</addressOffset>
					<fields>
						<field>
							<name>HCLK_CENTER_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_CENTER_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F04</addressOffset>
					<fields>
						<field>
							<name>HCLK_CENTER_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_center_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_center_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CENTER_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_center_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_CENTER_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F08</addressOffset>
					<fields>
						<field>
							<name>PCLK_CENTER_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_CENTER_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F0C</addressOffset>
					<fields>
						<field>
							<name>PCLK_CENTER_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_center_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_center_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_CENTER_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_center_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_S200_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F10</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_S200_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_CENTER_S200_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F14</addressOffset>
					<fields>
						<field>
							<name>ACLK_CENTER_S200_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s200_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s200_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CENTER_S200_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_center_s200_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SDIO_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F18</addressOffset>
					<fields>
						<field>
							<name>HCLK_SDIO_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SDIO_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F1C</addressOffset>
					<fields>
						<field>
							<name>HCLK_SDIO_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_sdio_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_sdio_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDIO_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_sdio_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RGA3_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F20</addressOffset>
					<fields>
						<field>
							<name>HCLK_RGA3_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_RGA3_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F24</addressOffset>
					<fields>
						<field>
							<name>HCLK_RGA3_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rga3_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rga3_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_RGA3_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_rga3_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F28</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F2C</addressOffset>
					<fields>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1usb_top_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1usb_top_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VO1USB_TOP_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_vo1usb_top_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M300_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F30</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M300_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_TOP_M300_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F34</addressOffset>
					<fields>
						<field>
							<name>ACLK_TOP_M300_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m300_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m300_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_TOP_M300_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_top_m300_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F38</addressOffset>
					<fields>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F3C</addressOffset>
					<fields>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0_src_t switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0_src_t switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RKNN_DSU0_SRC_T_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_rknn_dsu0_src_t switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_AUDIO_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F40</addressOffset>
					<fields>
						<field>
							<name>HCLK_AUDIO_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_AUDIO_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F44</addressOffset>
					<fields>
						<field>
							<name>HCLK_AUDIO_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_audio_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_audio_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_AUDIO_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl.  Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_audio_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_AUDIO_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0F48</addressOffset>
					<fields>
						<field>
							<name>PCLK_AUDIO_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_AUDIO_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0F4C</addressOffset>
					<fields>
						<field>
							<name>PCLK_AUDIO_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_audio_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_audio_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_AUDIO_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_audio_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_BIGCORE0</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD810000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>B0PLL_CON0</name>
					<description>B0PLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>B0PLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B0PLL_CON1</name>
					<description>B0PLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>B0PLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>B0PLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B0PLL_CON4</name>
					<description>B0PLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>B0PLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>B0PLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_ICP</name>
							<description>Charge-pump current control signal.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B0PLL_CON5</name>
					<description>B0PLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>B0PLL_LOCK_CON_DLY</name>
							<description>LOCK_CON_DLY: Lock detector setting of the detection resolution.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B0PLL_LOCK_CON_OUT</name>
							<description>LOCK_CON_OUT: Lock detector setting of the output margin.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B0PLL_LOCK_CON_IN</name>
							<description>LOCK_CON_IN: Lock detector setting of the input margin.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B0PLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B0PLL_CON6</name>
					<description>B0PLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>B0PLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_CON00</name>
					<description>Internal PLL mode select register</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>CLK_B0PLL_MODE</name>
							<description>clk_b0pll_mux clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B0PLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B0_SEL</name>
							<description>clk_core_b0 clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B0_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B0_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B01_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_DIV</name>
							<description>Divide clk_core_b0_uc by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B01_SRC_SEL</name>
							<description>clk_core_b01_src clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B01_SLOW_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B01_GPLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B0PLL</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B01_GPLL_SRC_DIV</name>
							<description>Divide clk_core_b01_gpll_src by (div_con + 1).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B01_SLOW_SRC_SEL</name>
							<description>clk_core_b01_slow_src clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>REFCLK_BIGCORE0_PVTPLL_SEL</name>
							<description>refclk_bigcore0_pvtpll clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B01</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B0_SEL</name>
							<description>clk_testout_b0 clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_B0PLL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B01_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B0_DIV</name>
							<description>Divide clk_testout_b0 by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B1_SEL</name>
							<description>clk_core_b1 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B1_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B1_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B01_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_DIV</name>
							<description>Divide clk_core_b1_uc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B01_PVTPLL_T_SEL</name>
							<description>clk_core_b01_pvtpll_t clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B01_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_ROOT_SEL</name>
							<description>pclk_bigcore0_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>PCLK_BIGCORE0_BIU_EN</name>
							<description>pclk_bigcore0_biu clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_ROOT_EN</name>
							<description>pclk_bigcore0_root clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_BIGCORE0_PVTM_EN</name>
							<description>clk_core_bigcore0_pvtm clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BIGCORE0_PVTM_EN</name>
							<description>clk_bigcore0_pvtm clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLK_BIGCORE0_PVTPLL_EN</name>
							<description>refclk_bigcore0_pvtpll clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B0_EN</name>
							<description>clk_testout_b0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_EN</name>
							<description>clk_core_b1_uc clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_CLEAN_EN</name>
							<description>clk_core_b1_clean clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_EN</name>
							<description>clk_core_b0_uc clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_CLEAN_EN</name>
							<description>clk_core_b0_clean clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B01_I_EN</name>
							<description>clk_core_b01_i clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>CLK_24M_BIGCORE0_CPUBOOST_EN</name>
							<description>clk_24m_bigcore0_cpuboost clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_CPUBOOST_EN</name>
							<description>pclk_bigcore0_cpuboost clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_CRU_EN</name>
							<description>pclk_bigcore0_cru clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_GRF_EN</name>
							<description>pclk_bigcore0_grf clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE0_PVTM_EN</name>
							<description>pclk_bigcore0_pvtm clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_BIGCORE0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_BIGCORE0_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_BIGCORE0_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_B1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_B1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_B0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_B0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>RESETN_24M_BIGCORE0_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE0_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE0_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE0_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE0_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON04</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC0</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B0_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B0_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON05</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC4</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B1_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B1_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration .</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_B01_I_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B01_I_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B01_I_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_B01_I_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B01_I_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B01_I_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b01_i switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B01_I_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b01_i switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B01_I_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b01_i switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_BIGCORE1</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD812000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>B1PLL_CON0</name>
					<description>B1PLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>B1PLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B1PLL_CON1</name>
					<description>B1PLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>B1PLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>B1PLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B1PLL_CON4</name>
					<description>B1PLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>B1PLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>B1PLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_ICP</name>
							<description>Charge-pump current control signal.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B1PLL_CON5</name>
					<description>B1PLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>B1PLL_LOCK_CON_DLY</name>
							<description>LOCK_CON_DLY: Lock detector setting of the detection resolution.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B1PLL_LOCK_CON_OUT</name>
							<description>LOCK_CON_OUT: Lock detector setting of the output margin.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B1PLL_LOCK_CON_IN</name>
							<description>LOCK_CON_IN: Lock detector setting of the input margin.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>B1PLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>B1PLL_CON6</name>
					<description>B1PLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>B1PLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_CON00</name>
					<description>Internal PLL mode select register</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>CLK_B1PLL_MODE</name>
							<description>clk_b1pll_mux clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B1PLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B2_SEL</name>
							<description>clk_core_b2 clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B2_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B2_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B23_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_DIV</name>
							<description>Divide clk_core_b2_uc by (div_con + 1).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B23_SRC_SEL</name>
							<description>clk_core_b23_src clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B23_SLOW_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B23_GPLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B1PLL</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B23_GPLL_SRC_DIV</name>
							<description>Divide clk_core_b23_gpll_src by (div_con + 1).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B23_SLOW_SRC_SEL</name>
							<description>clk_core_b23_slow_src clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>REFCLK_BIGCORE1_PVTPLL_SEL</name>
							<description>refclk_bigcore1_pvtpll clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B23</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B1_SEL</name>
							<description>clk_testout_b1 clock mux.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_B1PLL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B23_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B1_DIV</name>
							<description>Divide clk_testout_b1 by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B3_SEL</name>
							<description>clk_core_b3 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_B3_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B3_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B23_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_DIV</name>
							<description>Divide clk_core_b3_uc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B23PVTPLL_T_SEL</name>
							<description>clk_core_b23pvtpll_t clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_B23PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_ROOT_SEL</name>
							<description>pclk_bigcore1_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>PCLK_BIGCORE1_BIU_EN</name>
							<description>pclk_bigcore1_biu clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_ROOT_EN</name>
							<description>pclk_bigcore1_root clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_BIGCORE1_PVTM_EN</name>
							<description>clk_core_bigcore1_pvtm clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BIGCORE1_PVTM_EN</name>
							<description>clk_bigcore1_pvtm clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLK_BIGCORE1_PVTPLL_EN</name>
							<description>refclk_bigcore1_pvtpll clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_B1_EN</name>
							<description>clk_testout_b1 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_EN</name>
							<description>clk_core_b3_uc clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_CLEAN_EN</name>
							<description>clk_core_b3_clean clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_EN</name>
							<description>clk_core_b2_uc clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_CLEAN_EN</name>
							<description>clk_core_b2_clean clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B23_I_EN</name>
							<description>clk_core_b23_i clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>CLK_24M_BIGCORE1_CPUBOOST_EN</name>
							<description>clk_24m_bigcore1_cpuboost clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_CPUBOOST_EN</name>
							<description>pclk_bigcore1_cpuboost clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_CRU_EN</name>
							<description>pclk_bigcore1_cru clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_GRF_EN</name>
							<description>pclk_bigcore1_grf clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_BIGCORE1_PVTM_EN</name>
							<description>pclk_bigcore1_pvtm clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_BIGCORE1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_BIGCORE1_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_BIGCORE1_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_B3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_B3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_B2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_B2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>RESETN_24M_BIGCORE1_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE1_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE1_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE1_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_BIGCORE1_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON06</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC0</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B2_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B2_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration .</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON07</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0CC4</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B3_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TURN_OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TURN_ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B3_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration .</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_B23_I_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B23_I_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_B23_I_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_B23_I_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_B23_I_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B23_I_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b23_i switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B23_I_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b23_i switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_B23_I_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_b23_i switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_DDRPHY0</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD800000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>D0APLL_CON0</name>
					<description>D0APLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>D0APLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON1</name>
					<description>D0APLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>D0APLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D0APLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON2</name>
					<description>D0APLL configuration register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>D0APLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON3</name>
					<description>D0APLL configuration register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>D0APLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D0APLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON4</name>
					<description>D0APLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>D0APLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D0APLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON5</name>
					<description>D0APLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>D0APLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0APLL_CON6</name>
					<description>D0APLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>D0APLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON0</name>
					<description>D0BPLL configuration register 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON1</name>
					<description>D0BPLL configuration register 1</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D0BPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON2</name>
					<description>D0BPLL configuration register 2</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON3</name>
					<description>D0BPLL configuration register 3</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D0BPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON4</name>
					<description>D0BPLL configuration register 4</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D0BPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON5</name>
					<description>D0BPLL configuration register 5</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D0BPLL_CON6</name>
					<description>D0BPLL configuration register 6</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>D0BPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON0</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_DDRPHY2X_CH0_SEL</name>
							<description>clk_ddrphy2x_ch0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_D0APLL_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_D0BPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_OSC_DDRPHY_CH0_EN</name>
							<description>clk_osc_ddrphy_ch0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDRPHY_CH0_EN</name>
							<description>pclk_ddrphy_ch0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_CRU_CH0_EN</name>
							<description>pclk_ddr_cru_ch0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDRPHY_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DDR_CRU_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2X_CH0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2XDIV_CH0</name>
							<description>div_rst_n at ddr ch0 When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_DDRPHY1</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD804000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>D1APLL_CON0</name>
					<description>D1APLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>D1APLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON1</name>
					<description>D1APLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>D1APLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D1APLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON2</name>
					<description>D1APLL configuration register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>D1APLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON3</name>
					<description>D1APLL configuration register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>D1APLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D1APLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON4</name>
					<description>D1APLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>D1APLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D1APLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON5</name>
					<description>D1APLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>D1APLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1APLL_CON6</name>
					<description>D1APLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>D1APLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON0</name>
					<description>D1BPLL configuration register 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON1</name>
					<description>D1BPLL configuration register 1</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D1BPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON2</name>
					<description>D1BPLL configuration register 2</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON3</name>
					<description>D1BPLL configuration register 3</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D1BPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON4</name>
					<description>D1BPLL configuration register 4</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D1BPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON5</name>
					<description>D1BPLL configuration register 5</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D1BPLL_CON6</name>
					<description>D1BPLL configuration register 6</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>D1BPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON0</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_DDRPHY2X_CH1_SEL</name>
							<description>clk_ddrphy2x_ch1 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_D1APLL_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_D1BPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_OSC_DDRPHY_CH1_EN</name>
							<description>clk_osc_ddrphy_ch1 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDRPHY_CH1_EN</name>
							<description>pclk_ddrphy_ch1 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_CRU_CH1_EN</name>
							<description>pclk_ddr_cru_ch1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDRPHY_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DDR_CRU_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2X_CH1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2XDIV_CH1</name>
							<description>div_rst_n at ddr ch1 When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_DDRPHY2</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD808000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>D2APLL_CON0</name>
					<description>D2APLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>D2APLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON1</name>
					<description>D2APLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>D2APLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D2APLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON2</name>
					<description>D2APLL configuration register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>D2APLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON3</name>
					<description>D2APLL configuration register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>D2APLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D2APLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON4</name>
					<description>D2APLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>D2APLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D2APLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON5</name>
					<description>D2APLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>D2APLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2APLL_CON6</name>
					<description>D2APLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>D2APLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON0</name>
					<description>D2BPLL configuration register 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON1</name>
					<description>D2BPLL configuration register 1</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D2BPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON2</name>
					<description>D2BPLL configuration register 2</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON3</name>
					<description>D2BPLL configuration register 3</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D2BPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON4</name>
					<description>D2BPLL configuration register 4</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D2BPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON5</name>
					<description>D2BPLL configuration register 5</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D2BPLL_CON6</name>
					<description>D2BPLL configuration register 6</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>D2BPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON0</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_DDRPHY2X_CH2_SEL</name>
							<description>clk_ddrphy2x_ch2 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_D2APLL_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_D2BPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_OSC_DDRPHY_CH2_EN</name>
							<description>clk_osc_ddrphy_ch2 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDRPHY_CH2_EN</name>
							<description>pclk_ddrphy_ch2 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_CRU_CH2_EN</name>
							<description>pclk_ddr_cru_ch2 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDRPHY_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DDR_CRU_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2X_CH2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2XDIV_CH2</name>
							<description>div_rst_n at ddr ch2 When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_DDRPHY3</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD80C000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>D3APLL_CON0</name>
					<description>D3APLL configuration register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>D3APLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON1</name>
					<description>D3APLL configuration register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>D3APLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D3APLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON2</name>
					<description>D3APLL configuration register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>D3APLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON3</name>
					<description>D3APLL configuration register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>D3APLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D3APLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON4</name>
					<description>D3APLL configuration register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>D3APLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D3APLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON5</name>
					<description>D3APLL configuration register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>D3APLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3APLL_CON6</name>
					<description>D3APLL configuration register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>D3APLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON0</name>
					<description>D3BPLL configuration register 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON1</name>
					<description>D3BPLL configuration register 1</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>D3BPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON2</name>
					<description>D3BPLL configuration register 2</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON3</name>
					<description>D3BPLL configuration register 3</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>D3BPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON4</name>
					<description>D3BPLL configuration register 4</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>D3BPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON5</name>
					<description>D3BPLL configuration register 5</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>D3BPLL_CON6</name>
					<description>D3BPLL configuration register 6</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>D3BPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON0</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_DDRPHY2X_CH3_SEL</name>
							<description>clk_ddrphy2x_ch3 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_D3APLL_T</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_D3BPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_OSC_DDRPHY_CH3_EN</name>
							<description>clk_osc_ddrphy_ch3 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDRPHY_CH3_EN</name>
							<description>pclk_ddrphy_ch3 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DDR_CRU_CH3_EN</name>
							<description>pclk_ddr_cru_ch3 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_DDRPHY_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DDR_CRU_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2X_CH3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDRPHY2XDIV_CH3</name>
							<description>div_rst_n at ddr ch3 When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_DSU</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD818000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>LPLL_CON0</name>
					<description>LPLL configuration register 0</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>LPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LPLL_CON1</name>
					<description>LPLL configuration register 1</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>LPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>LPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LPLL_CON4</name>
					<description>LPLL configuration register 4</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>LPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>LPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_ICP</name>
							<description>Charge-pump current control signal.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LPLL_CON5</name>
					<description>LPLL configuration register 5</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>LPLL_LOCK_CON_DLY</name>
							<description>LOCK_CON_DLY: Lock detector setting of the detection resolution.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LPLL_LOCK_CON_OUT</name>
							<description>LOCK_CON_OUT: Lock detector setting of the output margin.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LPLL_LOCK_CON_IN</name>
							<description>LOCK_CON_IN: Lock detector setting of the input margin.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LPLL_CON6</name>
					<description>LPLL configuration register 6</description>
					<addressOffset>0x0058</addressOffset>
					<fields>
						<field>
							<name>LPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_CON00</name>
					<description>Internal PLL mode select register 0</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>CLK_LPLL_MODE</name>
							<description>clk_lpll_mux clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_LPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>SCLK_DSU_DF_SRC_SEL</name>
							<description>sclk_dsu_df_src clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_B0PLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B1PLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_LPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_DF_SRC_DIV</name>
							<description>Divide sclk_dsu_df_src by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>ACLK_MP_DSU_DIV</name>
							<description>Divide aclk_mp_dsu by (div_con + 1).</description>
							<bitOffset>11</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLKS_DSU_DIV</name>
							<description>Divide aclks_dsu by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ACLKM_DSU_DIV</name>
							<description>Divide aclkm_dsu by (div_con + 1).</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SCLK_DSU_SRC_T_SEL</name>
							<description>sclk_dsu_src_t clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCLK_DSU_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DSU_PVTPLL_T</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>TSCLK_DSU_DIV</name>
							<description>Divide tsclk_dsu by (div_con + 1).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CNTCLK_DSU_DIV</name>
							<description>Divide cntclk_dsu by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PERIPHCLK_DSU_DIV</name>
							<description>Divide periphclk_dsu by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON03</name>
					<description>Internal clock select and division register 3</description>
					<addressOffset>0x030C</addressOffset>
					<fields>
						<field>
							<name>GICCLK_DSU_T_DIV</name>
							<description>Divide gicclk_dsu_t by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>ATCLK_DSU_DIV</name>
							<description>Divide atclk_dsu by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON04</name>
					<description>Internal clock select and division register 4</description>
					<addressOffset>0x0310</addressOffset>
					<fields>
						<field>
							<name>PCLK_DSU_S_ROOT_SEL</name>
							<description>pclk_dsu_s_root clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLK_DSU_PVTPLL_SEL</name>
							<description>refclk_dsu_pvtpll clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCLK_DSU_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLK_LITCORE_PVTPLL_SEL</name>
							<description>refclk_litcore_pvtpll clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_NS_ROOT_SEL</name>
							<description>pclk_dsu_ns_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_ROOT_SEL</name>
							<description>pclk_dsu_root clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_B0PLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_B1PLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_LPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_ROOT_DIV</name>
							<description>Divide pclk_dsu_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON05</name>
					<description>Internal clock select and division register 5</description>
					<addressOffset>0x0314</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L_SRC_SEL</name>
							<description>clk_core_l_src clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L_SLOW_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_GPLL_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_LPLL</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_GPLL_SRC_DIV</name>
							<description>Divide clk_core_l_gpll_src by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L_SLOW_SRC_SEL</name>
							<description>clk_core_l_slow_src clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_L_SEL</name>
							<description>clk_testout_l clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_LPLL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCLK_DSU_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DSU_PVTPLL</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_L_DIV</name>
							<description>Divide clk_testout_l by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON06</name>
					<description>Internal clock select and division register 6</description>
					<addressOffset>0x0318</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L1_SEL</name>
							<description>clk_core_l1 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L1_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L1_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_DIV</name>
							<description>Divide clk_core_l1_uc by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L0_SEL</name>
							<description>clk_core_l0 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L0_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L0_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_DIV</name>
							<description>Divide clk_core_l0_uc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON07</name>
					<description>Internal clock select and division register 7</description>
					<addressOffset>0x031C</addressOffset>
					<fields>
						<field>
							<name>CLK_DSU_PVTPLL_T_SEL</name>
							<description>clk_dsu_pvtpll_t clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DSU_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_PVTPLL_T_SEL</name>
							<description>clk_core_l_pvtpll_t clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_SEL</name>
							<description>clk_core_l3 clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L3_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L3_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_DIV</name>
							<description>Divide clk_core_l3_uc by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L2_SEL</name>
							<description>clk_core_l2 clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_CORE_L2_UC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L2_CLEAN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CORE_L_PVTPLL_T</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_DIV</name>
							<description>Divide clk_core_l2_uc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>TSCLK_DSU_EN</name>
							<description>tsclk_dsu clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTCLK_DSU_EN</name>
							<description>cntclk_dsu clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PERIPHCLK_DSU_EN</name>
							<description>periphclk_dsu clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MP_DSU_EN</name>
							<description>aclk_mp_dsu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_S_DSU_BIU_EN</name>
							<description>aclk_s_dsu_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M_DSU_BIU_EN</name>
							<description>aclk_m_dsu_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLKS_DSU_EN</name>
							<description>aclks_dsu clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLKM_DSU_EN</name>
							<description>aclkm_dsu clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_EN</name>
							<description>sclk_dsu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_SRC_T_EN</name>
							<description>sclk_dsu_src_t clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_SRC_EN</name>
							<description>sclk_dsu_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_NP5_DIV2_SRC_EN</name>
							<description>sclk_dsu_np5_div2_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_NP5_SRC_EN</name>
							<description>sclk_dsu_np5_src clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_DF_DIV2_SRC_EN</name>
							<description>sclk_dsu_df_div2_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_DF_SRC_EN</name>
							<description>sclk_dsu_df_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>REFCLK_DSU_PVTPLL_EN</name>
							<description>refclk_dsu_pvtpll clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REFCLK_LITCORE_PVTPLL_EN</name>
							<description>refclk_litcore_pvtpll clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_GRF_EN</name>
							<description>pclk_dsu_grf clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_M_DAPLITE_BIU_EN</name>
							<description>pclk_m_daplite_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_M_DAPLITE_EN</name>
							<description>pclk_m_daplite clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_S_DAPLITE_EN</name>
							<description>pclk_s_daplite clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DBG_EN</name>
							<description>pclk_dbg clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_EN</name>
							<description>pclk_dsu clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_BIU_EN</name>
							<description>pclk_dsu_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_NS_ROOT_EN</name>
							<description>pclk_dsu_ns_root clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_ROOT_EN</name>
							<description>pclk_dsu_root clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ADB_DSU_EN</name>
							<description>aclk_adb_dsu clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GICCLK_DSU_T_EN</name>
							<description>gicclk_dsu_t clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATCLK_DSU_EN</name>
							<description>atclk_dsu clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON02</name>
					<description>Internal clock gate and division register 2</description>
					<addressOffset>0x0808</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L_DIV2_SRC_EN</name>
							<description>clk_core_l_div2_src clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_CLEAN_EN</name>
							<description>clk_core_l3_clean clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_CLEAN_EN</name>
							<description>clk_core_l2_clean clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_CLEAN_EN</name>
							<description>clk_core_l1_clean clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_CLEAN_EN</name>
							<description>clk_core_l0_clean clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_24M_LITCORE_CPUBOOST_EN</name>
							<description>clk_24m_litcore_cpuboost clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_LITCORE_CPUBOOST_EN</name>
							<description>pclk_litcore_cpuboost clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_CRU_EN</name>
							<description>pclk_dsu_cru clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_LITCORE_GRF_EN</name>
							<description>pclk_litcore_grf clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_LITCORE_PVTM_EN</name>
							<description>pclk_litcore_pvtm clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TESTOUT_L_EN</name>
							<description>clk_testout_l clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_SGRF_EN</name>
							<description>pclk_dsu_sgrf clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_S_BIU_EN</name>
							<description>pclk_dsu_s_biu clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_S_ROOT_EN</name>
							<description>pclk_dsu_s_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_LITCORE_PVTM_EN</name>
							<description>clk_core_litcore_pvtm clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_LITCORE_PVTM_EN</name>
							<description>clk_litcore_pvtm clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON03</name>
					<description>Internal clock gate and division register 3</description>
					<addressOffset>0x080C</addressOffset>
					<fields>
						<field>
							<name>GICCLK_DSU_EN</name>
							<description>gicclk_dsu clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MP_DSU_BIU_EN</name>
							<description>aclk_mp_dsu_biu clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_EN</name>
							<description>clk_core_l3_uc clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_EN</name>
							<description>clk_core_l2_uc clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_EN</name>
							<description>clk_core_l1_uc clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_EN</name>
							<description>clk_core_l0_uc clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_EN</name>
							<description>clk_core_l clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>NPERIPHRESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_S_DSU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_M_DSU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NSRESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NSPORESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>RESETN_DSU_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_LITCORE_PVTPLL</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NTRESET_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORESETN_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DSU_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_M_DAPLITE_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_M_DAPLITE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_S_DAPLITE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DBG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NPRESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DSU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_ADB_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NATRESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON02</name>
					<description>Internal clock reset register 2</description>
					<addressOffset>0x0A08</addressOffset>
					<fields>
						<field>
							<name>RESETN_24M_LITCORE_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_LITCORE_CPUBOOST</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DSU_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_LITCORE_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_LITCORE_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DSU_SGRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DSU_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_LITCORE_PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON03</name>
					<description>Internal clock reset register 3</description>
					<addressOffset>0x0A0C</addressOffset>
					<fields>
						<field>
							<name>NGICRESET_DSU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_MP_DSU_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_L3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_L3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_L2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_L2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_L1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_L1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCORERESET_L0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NCPUPORESET_L0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_M_DSU_BIU_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>ACLK_M_DSU_BIU_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_M_DSU_BIU_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_M_DSU_BIU_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>ACLK_M_DSU_BIU_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M_DSU_BIU_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_m_dsu_biu switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M_DSU_BIU_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_m_dsu_biu switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_M_DSU_BIU_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_m_dsu_biu switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_S_DSU_BIU_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D08</addressOffset>
					<fields>
						<field>
							<name>ACLK_S_DSU_BIU_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_S_DSU_BIU_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_S_DSU_BIU_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D0C</addressOffset>
					<fields>
						<field>
							<name>ACLK_S_DSU_BIU_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_S_DSU_BIU_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_s_dsu_biu switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_S_DSU_BIU_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_s_dsu_biu switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_S_DSU_BIU_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_s_dsu_biu switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_MP_DSU_BIU_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D10</addressOffset>
					<fields>
						<field>
							<name>ACLK_MP_DSU_BIU_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_MP_DSU_BIU_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_MP_DSU_BIU_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D14</addressOffset>
					<fields>
						<field>
							<name>ACLK_MP_DSU_BIU_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MP_DSU_BIU_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_mp_dsu_biu switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MP_DSU_BIU_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_mp_dsu_biu switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_MP_DSU_BIU_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_mp_dsu_biu switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_SCLK_DSU_SRC_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D18</addressOffset>
					<fields>
						<field>
							<name>SCLK_DSU_SRC_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SCLK_DSU_SRC_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_SCLK_DSU_SRC_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D1C</addressOffset>
					<fields>
						<field>
							<name>SCLK_DSU_SRC_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_SRC_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable sclk_dsu_src switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_SRC_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable sclk_dsu_src switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_SRC_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable sclk_dsu_src switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_L_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D20</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_CLK_CORE_L_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D24</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_l switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_l switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clk_core_l switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>QCHANNEL_CON00</name>
					<description>Qchannel control register 1</description>
					<addressOffset>0x0F00</addressOffset>
					<fields>
						<field>
							<name>PCLK_DBG_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable pclk_dbg qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable pclk_dbg qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DBG_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable pclk_dbg qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable pclk_dbg qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable pclk_dsu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable pclk_dsu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DSU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable pclk_dsu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable pclk_dsu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ADB_DSU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_adb_dsu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_adb_dsu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_ADB_DSU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable aclk_adb_dsu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable aclk_adb_dsu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GICCLK_DSU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable gicclk_dsu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable gicclk_dsu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GICCLK_DSU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable gicclk_dsu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable gicclk_dsu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATCLK_DSU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable atclk_dsu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable atclk_dsu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATCLK_DSU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable atclk_dsu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable atclk_dsu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_QC_GATE_EN</name>
							<description>qc_gate_en</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable sclk_dsu qchannel gate function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable sclk_dsu qchannel gate function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_DSU_QC_EN</name>
							<description>qc_en</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ENABLE</name>
									<description>Enable sclk_dsu qchannel.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_DISABLE</name>
									<description>Disable sclk_dsu qchannel.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON00</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0F10</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L0_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>Bypass.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L0_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON01</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0F14</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L1_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>Bypass.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L1_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON02</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0F18</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L2_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>Bypass.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L2_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMOTH_DIVFREE_CON03</name>
					<description>Smoothdiv control register</description>
					<addressOffset>0x0F1C</addressOffset>
					<fields>
						<field>
							<name>CLK_CORE_L3_UC_FREQ_KEEP</name>
							<description>freq_keep Cycles to keep every step.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_BYPASS</name>
							<description>bypass Division signal bypass.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>Bypass.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>USE</name>
									<description>Use Smoothdiv to control clock division.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_GATE_SMTH_EN</name>
							<description>gate_smth_en If trigger smoothdiv function when clk been gated.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_SMDIV_CLK_OFF</name>
							<description>smdiv_clk_off Turn off smoothdiv module clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OFF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ON</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CORE_L3_UC_STEP</name>
							<description>step Step of div from 0x1f to setting configuration.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_PHP_PPLL</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7C8000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x8000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PPLL_CON0</name>
					<description>PPLL configuration register 0</description>
					<addressOffset>0x0200</addressOffset>
					<fields>
						<field>
							<name>PPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON1</name>
					<description>PPLL configuration register 1</description>
					<addressOffset>0x0204</addressOffset>
					<fields>
						<field>
							<name>PPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON2</name>
					<description>PPLL configuration register 2</description>
					<addressOffset>0x0208</addressOffset>
					<fields>
						<field>
							<name>PPLL_K</name>
							<description>K: Value of 16-bit DSM. pll_k[15:0] is a two's complement integer.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON3</name>
					<description>PPLL configuration register 3</description>
					<addressOffset>0x020C</addressOffset>
					<fields>
						<field>
							<name>PPLL_SEL_PF</name>
							<description>SEL_PF: Value of 2-bit modulation method control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_SPREAD</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_SPREAD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_2</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_SPREAD_3</name>
									<description>PLL has to be reset if pll_sel_pf is changed.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_MRR</name>
							<description>MRR: Value of 6-bit modulation rate control. PLL has to be reset if pll_mrr is changed.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>PPLL_MFR</name>
							<description>MFR: Value of 8-bit modulation frequency control. PLL has to be reset if pll_mfr is changed.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON4</name>
					<description>PPLL configuration register 4</description>
					<addressOffset>0x0210</addressOffset>
					<fields>
						<field>
							<name>PPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_SSCG_EN</name>
							<description>SSCG_EN: Enable pin for dithered mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>disable dithered mode.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>enable dithered mode.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON5</name>
					<description>PPLL configuration register 5</description>
					<addressOffset>0x0214</addressOffset>
					<fields>
						<field>
							<name>PPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PPLL_CON6</name>
					<description>PPLL configuration register 6</description>
					<addressOffset>0x0218</addressOffset>
					<fields>
						<field>
							<name>PPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>PCLK_APB2ASB_SLV_CHIP_TOP_EN</name>
							<description>pclk_apb2asb_slv_chip_top clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE3_PHY_EN</name>
							<description>pclk_pcie3_phy clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_PHY2_EN</name>
							<description>pclk_pcie_combo_pipe_phy2 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_PHY1_EN</name>
							<description>pclk_pcie_combo_pipe_phy1 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_PHY0_EN</name>
							<description>pclk_pcie_combo_pipe_phy0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_GRF2_EN</name>
							<description>pclk_pcie_combo_pipe_grf2 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_GRF1_EN</name>
							<description>pclk_pcie_combo_pipe_grf1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PCIE_COMBO_PIPE_GRF0_EN</name>
							<description>pclk_pcie_combo_pipe_grf0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PHPTOP_CRU_EN</name>
							<description>pclk_phptop_cru clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>RESETN_PCIE3_PHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_APB2ASB_SLV_CHIP_TOP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE3_PHY</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_PHY2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_PHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_PHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_GRF2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_GRF1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PCIE_COMBO_PIPE_GRF0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PHPTOP_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_PMU1</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7F0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x10000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_PMU1_300M_SRC_SEL</name>
							<description>clk_matrix_pmu1_300m_src clock mux.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_300M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_300M_SRC_DIV</name>
							<description>Divide clk_matrix_pmu1_300m_src by (div_con + 1).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_200M_SRC_DIV</name>
							<description>Divide clk_matrix_pmu1_200m_src by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_100M_SRC_DIV</name>
							<description>Divide clk_matrix_pmu1_100m_src by (div_con + 1).</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_50M_SRC_DIV</name>
							<description>Divide clk_matrix_pmu1_50m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_SEL</name>
							<description>hclk_pmu_cm0_root_i clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_ROOT_I_SEL</name>
							<description>pclk_pmu1_root_i clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_ROOT_I_SEL</name>
							<description>hclk_pmu1_root_i clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_400M_SRC_SEL</name>
							<description>clk_matrix_pmu1_400m_src clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_400M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_400M_SRC_DIV</name>
							<description>Divide clk_matrix_pmu1_400m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>CLK_PMU1PWM_SEL</name>
							<description>clk_pmu1pwm clock mux.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1TIMER_ROOT_SEL</name>
							<description>clk_pmu1timer_root clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_PMU1WDT_SEL</name>
							<description>tclk_pmu1wdt clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU_CM0_RTC_SEL</name>
							<description>clk_pmu_cm0_rtc clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU_CM0_RTC_DIV</name>
							<description>Divide clk_pmu_cm0_rtc by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON03</name>
					<description>Internal clock select and division register 3</description>
					<addressOffset>0x030C</addressOffset>
					<fields>
						<field>
							<name>CLK_UART0_SRC_DIV</name>
							<description>Divide clk_uart0_src by (div_con + 1).</description>
							<bitOffset>7</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_I2C0_SEL</name>
							<description>clk_i2c0 clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON04</name>
					<description>Internal clock select and division register 4</description>
					<addressOffset>0x0310</addressOffset>
					<fields>
						<field>
							<name>CLK_UART0_FRAC_NUM</name>
							<description>clk_uart0_frac fraction division register. High 16-bit for numerator.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_UART0_FRAC_DENOM</name>
							<description>clk_uart0_frac fraction division register. Low 16-bit for denominator.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON05</name>
					<description>Internal clock select and division register 5</description>
					<addressOffset>0x0314</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S1_8CH_TX_SRC_DIV</name>
							<description>Divide clk_i2s1_8ch_tx_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SCLK_UART0_SEL</name>
							<description>sclk_uart0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_UART0_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_UART0_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON06</name>
					<description>Internal clock select and division register 6</description>
					<addressOffset>0x0318</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S1_8CH_TX_FRAC_NUM</name>
							<description>clk_i2s1_8ch_tx_frac fraction division register. High 16-bit for numerator.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_I2S1_8CH_TX_FRAC_DENOM</name>
							<description>clk_i2s1_8ch_tx_frac fraction division register. Low 16-bit for denominator.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON07</name>
					<description>Internal clock select and division register 7</description>
					<addressOffset>0x031C</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S1_8CH_RX_SRC_DIV</name>
							<description>Divide clk_i2s1_8ch_rx_src by (div_con + 1).</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_I2S1_8CH_TX_SEL</name>
							<description>mclk_i2s1_8ch_tx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S1_8CH_TX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S1_8CH_TX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON08</name>
					<description>Internal clock select and division register 8</description>
					<addressOffset>0x0320</addressOffset>
					<fields>
						<field>
							<name>CLK_I2S1_8CH_RX_FRAC_NUM</name>
							<description>clk_i2s1_8ch_rx_frac fraction division register. High 16-bit for numerator.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>CLK_I2S1_8CH_RX_FRAC_DENOM</name>
							<description>clk_i2s1_8ch_rx_frac fraction division register. Low 16-bit for denominator.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON09</name>
					<description>Internal clock select and division register 9</description>
					<addressOffset>0x0324</addressOffset>
					<fields>
						<field>
							<name>CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL</name>
							<description>clk_usbdp_combo_phy0_ref_xtal clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_PPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_USBDP_COMBO_PHY0_REF_XTAL_DIV</name>
							<description>Divide clk_usbdp_combo_phy0_ref_xtal by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>MCLK_PDM0_SEL</name>
							<description>mclk_pdm0 clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_300M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S1_8CH_MCLKOUT_SEL</name>
							<description>i2s1_8ch_mclkout clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>MCLK_I2S1_8CH_TX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCLK_I2S1_8CH_RX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S1_8CH_RX_SEL</name>
							<description>mclk_i2s1_8ch_rx clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_I2S1_8CH_RX_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_I2S1_8CH_RX_FRAC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_MCLKIN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_HALF</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON12</name>
					<description>Internal clock select and division register 12</description>
					<addressOffset>0x0330</addressOffset>
					<fields>
						<field>
							<name>CLK_HDPTX0_REF_XTAL_SEL</name>
							<description>clk_hdptx0_ref_xtal clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_PPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_HDPTX0_REF_XTAL_DIV</name>
							<description>Divide clk_hdptx0_ref_xtal by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON14</name>
					<description>Internal clock select and division register 14</description>
					<addressOffset>0x0338</addressOffset>
					<fields>
						<field>
							<name>CLK_OTGPHY_U3_0_SEL</name>
							<description>clk_otgphy_u3_0 clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_PPLL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTGPHY_U3_0_DIV</name>
							<description>Divide clk_otgphy_u3_0 by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>CLK_REF_MIPI_DCPHY0_SEL</name>
							<description>clk_ref_mipi_dcphy0 clock mux.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_PPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_MIPI_DCPHY0_DIV</name>
							<description>Divide clk_ref_mipi_dcphy0 by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON15</name>
					<description>Internal clock select and division register 15</description>
					<addressOffset>0x033C</addressOffset>
					<fields>
						<field>
							<name>CLK_CR_PARA_SEL</name>
							<description>clk_cr_para clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_PPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CR_PARA_DIV</name>
							<description>Divide clk_cr_para by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON17</name>
					<description>Internal clock select and division register 17</description>
					<addressOffset>0x0344</addressOffset>
					<fields>
						<field>
							<name>DBCLK_GPIO0_SEL</name>
							<description>dbclk_gpio0 clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_PMU_CM0_RTC_EN</name>
							<description>clk_pmu_cm0_rtc clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FCLK_PMU_CM0_CORE_EN</name>
							<description>fclk_pmu_cm0_core clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_BIU_EN</name>
							<description>hclk_pmu_cm0_biu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_BIU_EN</name>
							<description>pclk_pmu1_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_BIU_EN</name>
							<description>hclk_pmu1_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_EN</name>
							<description>hclk_pmu_cm0_root clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_EN</name>
							<description>hclk_pmu_cm0_root_i clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_ROOT_I_EN</name>
							<description>pclk_pmu1_root_i clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_ROOT_EN</name>
							<description>hclk_pmu1_root clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_ROOT_I_EN</name>
							<description>hclk_pmu1_root_i clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_400M_SRC_EN</name>
							<description>clk_matrix_pmu1_400m_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_300M_SRC_EN</name>
							<description>clk_matrix_pmu1_300m_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_200M_SRC_EN</name>
							<description>clk_matrix_pmu1_200m_src clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_100M_SRC_EN</name>
							<description>clk_matrix_pmu1_100m_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_PMU1_50M_SRC_EN</name>
							<description>clk_matrix_pmu1_50m_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>CLK_PMU1PWM_CAPTURE_EN</name>
							<description>clk_pmu1pwm_capture clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1PWM_EN</name>
							<description>clk_pmu1pwm clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1PWM_EN</name>
							<description>pclk_pmu1pwm clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1TIMER1_EN</name>
							<description>clk_pmu1timer1 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1TIMER0_EN</name>
							<description>clk_pmu1timer0 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1TIMER_ROOT_EN</name>
							<description>clk_pmu1timer_root clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1TIMER_EN</name>
							<description>pclk_pmu1timer clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_PMU1WDT_EN</name>
							<description>tclk_pmu1wdt clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1WDT_EN</name>
							<description>pclk_pmu1wdt clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_IOC_EN</name>
							<description>pclk_pmu1_ioc clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_GRF_EN</name>
							<description>pclk_pmu1_grf clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU1_EN</name>
							<description>clk_pmu1 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_CRU_EN</name>
							<description>pclk_pmu1_cru clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DDR_FAIL_SAFE_EN</name>
							<description>clk_ddr_fail_safe clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_EN</name>
							<description>pclk_pmu1 clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON02</name>
					<description>Internal clock gate and division register 2</description>
					<addressOffset>0x0808</addressOffset>
					<fields>
						<field>
							<name>MCLK_PDM0_EN</name>
							<description>mclk_pdm0 clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PDM0_EN</name>
							<description>hclk_pdm0 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S1_8CH_RX_EN</name>
							<description>mclk_i2s1_8ch_rx clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S1_8CH_FRAC_RX_EN</name>
							<description>clk_i2s1_8ch_rx_frac clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S1_8CH_RX_EN</name>
							<description>clk_i2s1_8ch_rx_src clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MCLK_I2S1_8CH_TX_EN</name>
							<description>mclk_i2s1_8ch_tx clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S1_8CH_FRAC_TX_EN</name>
							<description>clk_i2s1_8ch_tx_frac clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2S1_8CH_TX_EN</name>
							<description>clk_i2s1_8ch_tx_src clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_I2S1_8CH_EN</name>
							<description>hclk_i2s1_8ch clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_UART0_EN</name>
							<description>pclk_uart0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK_UART0_EN</name>
							<description>sclk_uart0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART0_FRAC_EN</name>
							<description>clk_uart0_frac clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_UART0_EN</name>
							<description>clk_uart0_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_I2C0_EN</name>
							<description>clk_i2c0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_I2C0_EN</name>
							<description>pclk_i2c0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON03</name>
					<description>Internal clock gate and division register 3</description>
					<addressOffset>0x080C</addressOffset>
					<fields>
						<field>
							<name>CLK_HDPTX0_REF_XTAL_EN</name>
							<description>clk_hdptx0_ref_xtal clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_USBDP_COMBO_PHY0_REF_XTAL_EN</name>
							<description>clk_usbdp_combo_phy0_ref_xtal clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_VAD_EN</name>
							<description>hclk_vad clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON04</name>
					<description>Internal clock gate and division register 4</description>
					<addressOffset>0x0810</addressOffset>
					<fields>
						<field>
							<name>CLK_CR_PARA_EN</name>
							<description>clk_cr_para clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTGPHY_U3_0_EN</name>
							<description>clk_otgphy_u3_0 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_REF_MIPI_DCPHY0_EN</name>
							<description>clk_ref_mipi_dcphy0 clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON05</name>
					<description>Internal clock gate and division register 5</description>
					<addressOffset>0x0814</addressOffset>
					<fields>
						<field>
							<name>DBCLK_GPIO0_EN</name>
							<description>dbclk_gpio0 clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_GPIO0_EN</name>
							<description>pclk_gpio0 clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0IOC_EN</name>
							<description>pclk_pmu0ioc clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0GRF_EN</name>
							<description>pclk_pmu0grf clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_EN</name>
							<description>pclk_pmu0 clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU0_EN</name>
							<description>clk_pmu0 clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_ROOT_EN</name>
							<description>pclk_pmu0_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>TRESETN_PMU1_CM0_JTAG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FRESETN_PMU_CM0_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_PMU_CM0_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_PMU1_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>RESETN_PMU1PWM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1PWM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_PMU1TIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_PMU1TIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRESETN_PMU1WDT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1WDT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_IOC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_CRU_PMU1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_DDR_FAIL_SAFE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON02</name>
					<description>Internal clock reset register 2</description>
					<addressOffset>0x0A08</addressOffset>
					<fields>
						<field>
							<name>RESETN_PDM0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_PDM0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRESETN_I2S1_8CH_RX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRESETN_I2S1_8CH_TX</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_I2S1_8CH</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_UART0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRESETN_UART0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_I2C0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_I2C0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON03</name>
					<description>Internal clock reset register 3</description>
					<addressOffset>0x0A0C</addressOffset>
					<fields>
						<field>
							<name>RESETN_HDPTX1_INIT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_HDPTX0_LANE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_HDPTX0_CMN</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_HDPTX0_INIT</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_VAD</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON04</name>
					<description>Internal clock reset register 4</description>
					<addressOffset>0x0A10</addressOffset>
					<fields>
						<field>
							<name>RESETN_OTGPHY_U2_1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_OTGPHY_U2_0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_OTGPHY_U3_1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_OTGPHY_U3_0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRESETN_MIPI_DCPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRESETN_MIPI_DCPHY1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRESETN_MIPI_DCPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MRESETN_MIPI_DCPHY0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_HDPTX1_LANE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_HDPTX1_CMN</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON05</name>
					<description>Internal clock reset register 5</description>
					<addressOffset>0x0A14</addressOffset>
					<fields>
						<field>
							<name>DBRESETN_GPIO0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_GPIO0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0IOC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0GRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_CLKSEL_CFG</name>
							<description>clksel_cfg Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DI1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_pmu_cm0_root_i switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_pmu_cm0_root_i switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU_CM0_ROOT_I_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_pmu_cm0_root_i switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_SBUS</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7D8000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x8000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SPLL_CON0</name>
					<description>SPLL configuration register 0</description>
					<addressOffset>0x0220</addressOffset>
					<fields>
						<field>
							<name>SPLL_BP</name>
							<description>BYPASS: Bypass mode control signal.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BYPASS</name>
									<description>bypass mode is enabled. (FOUT = FIN).</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>PLL operates normally.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_M</name>
							<description>M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 &lt;= pll_m &lt;= 1023</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPLL_CON1</name>
					<description>SPLL configuration register 1</description>
					<addressOffset>0x0224</addressOffset>
					<fields>
						<field>
							<name>SPLL_RESETB</name>
							<description>RESETB: Power down control signal.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>RESETB=0 from 1, PLL starts its normal operation after lock time.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<description>RESETB=1, power down mode is enabled and all digital blocks are reset.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_S</name>
							<description>Division value of the 3-bit programmable scaler. 0 &lt;= pll_s &lt;= 6</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SPLL_P</name>
							<description>P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 &lt;= pll_p &lt;= 63</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPLL_CON4</name>
					<description>SPLL configuration register 4</description>
					<addressOffset>0x0230</addressOffset>
					<fields>
						<field>
							<name>SPLL_FSEL</name>
							<description>FSEL: Monitoring pin.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREF</name>
									<description>FEED_OUT = FREF.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEED</name>
									<description>FEED_OUT = FEED.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_FEED_EN</name>
							<description>FEED_EN: Monitoring pin.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>FEED_OUT is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>FEED_OUT is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_EXTAFC</name>
							<description>EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SPLL_AFC_ENB</name>
							<description>AFC_ENB: Monitoring pin.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>AFC is enabled and VCO is calibrated automatically.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_ICP</name>
							<description>Charge-pump current control signal.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPLL_CON5</name>
					<description>SPLL configuration register 5</description>
					<addressOffset>0x0234</addressOffset>
					<fields>
						<field>
							<name>SPLL_LOCK_CON_DLY</name>
							<description>LOCK_CON_DLY: Lock detector setting of the detection resolution.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPLL_LOCK_CON_OUT</name>
							<description>LOCK_CON_OUT: Lock detector setting of the output margin.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPLL_LOCK_CON_IN</name>
							<description>LOCK_CON_IN: Lock detector setting of the input margin.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPLL_FOUT_MASK</name>
							<description>FOUT_MASK: Scaler's re-initialization time control pin.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPLL_CON6</name>
					<description>SPLL configuration register 6</description>
					<addressOffset>0x0238</addressOffset>
					<fields>
						<field>
							<name>SPLL_LOCK</name>
							<description>LOCK: PLL lock flag.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNLOCKED</name>
									<description>PLL is unlocked.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKED</name>
									<description>PLL is locked.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPLL_AFC_CODE</name>
							<description>AFC_CODE: Monitoring pin. Output code of AFC(5 bits).</description>
							<bitOffset>10</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MODE_CON00</name>
					<description>Internal PLL mode select register 0</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>CLK_SPLL_MODE</name>
							<description>clk_spll_mux clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_SBUS_TIMER_ROOT_SEL</name>
							<description>clk_sbus_timer_root clock mux.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SBUS_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SBUS_100M_SRC_SEL</name>
							<description>clk_matrix_sbus_100m_src clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_CPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SBUS_100M_SRC_DIV</name>
							<description>Divide clk_matrix_sbus_100m_src by (div_con + 1).</description>
							<bitOffset>5</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PCLK_SBUS_ROOT_DIV</name>
							<description>Divide pclk_sbus_root by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_STIMER11_EN</name>
							<description>clk_stimer11 clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER10_EN</name>
							<description>clk_stimer10 clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER9_EN</name>
							<description>clk_stimer9 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER8_EN</name>
							<description>clk_stimer8 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER7_EN</name>
							<description>clk_stimer7 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER6_EN</name>
							<description>clk_stimer6 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SBUS_TIMER_EN</name>
							<description>clk_sbus_timer_root clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_STIMER1_EN</name>
							<description>pclk_stimer1 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SBUS_100M_SRC_EN</name>
							<description>clk_matrix_sbus_100m_src clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_JDBCK_DAP_EN</name>
							<description>clk_jdbck_dap clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_JDBCK_DAP_EN</name>
							<description>pclk_jdbck_dap clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SBUS_SGRF_EN</name>
							<description>pclk_sbus_sgrf clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SBUS_CRU_EN</name>
							<description>pclk_sbus_cru clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SBUS_BIU_EN</name>
							<description>pclk_sbus_biu clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SBUS_ROOT_EN</name>
							<description>pclk_sbus_root clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>RESETN_STIMER11</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER10</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER9</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER8</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER7</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER6</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_STIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_JDBCK_DAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_JDBCK_DAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_SBUS_SGRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_SBUS_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_SBUS_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_SECURE</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7D0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x8000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>CLK_MATRIX_SEC_350M_SRC_DIV</name>
							<description>Divide clk_matrix_sec_350m_src by (div_con + 1).</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_233M_SRC_DIV</name>
							<description>Divide clk_matrix_sec_233m_src by (div_con + 1).</description>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_175M_SRC_DIV</name>
							<description>Divide clk_matrix_sec_175m_src by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_116M_SRC_DIV</name>
							<description>Divide clk_matrix_sec_116m_src by (div_con + 1).</description>
							<bitOffset>3</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_58M_SRC_DIV</name>
							<description>Divide clk_matrix_sec_58m_src by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON01</name>
					<description>Internal clock select and division register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>CLK_CRYPTO_RNG_SEL</name>
							<description>clk_crypto_rng clock mux.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_175M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_58M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CRYPTO_PKA_SEL</name>
							<description>clk_crypto_pka clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CRYPTO_CORE_SEL</name>
							<description>clk_crypto_core clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_SEL</name>
							<description>pclk_secure_s_root clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_58M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_SEL</name>
							<description>hclk_secure_s_root clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_175M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_58M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_SEL</name>
							<description>aclk_secure_s_root clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_SEL</name>
							<description>hclk_secure_ns_root clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_150M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_SEL</name>
							<description>aclk_secure_ns_root clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_200M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_100M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>CLK_STIMER_ROOT_SEL</name>
							<description>clk_stimer_root clock mux.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_KEYLADDER_RNG_SEL</name>
							<description>clk_keyladder_rng clock mux.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_175M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_58M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_KEYLADDER_CORE_SEL</name>
							<description>clk_keyladder_core clock mux.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_RNG_SEL</name>
							<description>clk_scrypto_rng clock mux.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_175M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_58M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_PKA_SEL</name>
							<description>clk_scrypto_pka clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_CORE_SEL</name>
							<description>clk_scrypto_core clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_350M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_233M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_SEC_116M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON03</name>
					<description>Internal clock select and division register 3</description>
					<addressOffset>0x030C</addressOffset>
					<fields>
						<field>
							<name>CCLK_SRC_SDMMC_SEL</name>
							<description>cclk_src_sdmmc clock mux.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCLK_SRC_SDMMC_DIV</name>
							<description>DT50 division register. Divide cclk_src_sdmmc by (div_con + 1).</description>
							<bitOffset>6</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>DCLK_SDMMC_BUFFER_SEL</name>
							<description>dclk_sdmmc_buffer clock mux.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_GPLL_MUX</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_SPLL_MUX</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_SDMMC_BUFFER_DIV</name>
							<description>Divide dclk_sdmmc_buffer by (div_con + 1).</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>CLK_CRYPTO_CORE_EN</name>
							<description>clk_crypto_core clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_BIU_EN</name>
							<description>pclk_secure_s_biu clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_BIU_EN</name>
							<description>hclk_secure_s_biu clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_BIU_EN</name>
							<description>aclk_secure_s_biu clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_BIU_EN</name>
							<description>hclk_secure_ns_biu clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_BIU_EN</name>
							<description>aclk_secure_ns_biu clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_EN</name>
							<description>pclk_secure_s_root clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_EN</name>
							<description>hclk_secure_s_root clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_EN</name>
							<description>aclk_secure_s_root clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_EN</name>
							<description>hclk_secure_ns_root clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_EN</name>
							<description>aclk_secure_ns_root clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_333M_SRC_EN</name>
							<description>clk_matrix_sec_350m_src clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_200M_SRC_EN</name>
							<description>clk_matrix_sec_233m_src clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_175M_SRC_EN</name>
							<description>clk_matrix_sec_175m_src clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_100M_SRC_EN</name>
							<description>clk_matrix_sec_116m_src clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_MATRIX_SEC_50M_SRC_EN</name>
							<description>clk_matrix_sec_58m_src clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>PCLK_WDT_S_EN</name>
							<description>pclk_wdt_s clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_OTPC_S_EN</name>
							<description>clk_otpc_s clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_OTPC_S_EN</name>
							<description>pclk_otpc_s clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_KEYLADDER_EN</name>
							<description>hclk_keyladder clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_KEYLADDER_EN</name>
							<description>aclk_keyladder clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_KEYLADDER_RNG_EN</name>
							<description>clk_keyladder_rng clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_KEYLADDER_CORE_EN</name>
							<description>clk_keyladder_core clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SCRYPTO_EN</name>
							<description>hclk_scrypto clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SCRYPTO_EN</name>
							<description>aclk_scrypto clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_RNG_EN</name>
							<description>clk_scrypto_rng clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_PKA_EN</name>
							<description>clk_scrypto_pka clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SCRYPTO_CORE_EN</name>
							<description>clk_scrypto_core clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_CRYPTO_EN</name>
							<description>hclk_crypto clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_CRYPTO_EN</name>
							<description>aclk_crypto clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CRYPTO_RNG_EN</name>
							<description>clk_crypto_rng clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CRYPTO_PKA_EN</name>
							<description>clk_crypto_pka clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON02</name>
					<description>Internal clock gate and division register 2</description>
					<addressOffset>0x0808</addressOffset>
					<fields>
						<field>
							<name>HCLK_TRNG_S_EN</name>
							<description>hclk_trng_s clock gating control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_KEYLAD_EN</name>
							<description>pclk_keylad clock gating control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SCRYPTO_EN</name>
							<description>pclk_scrypto clock gating control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER5_EN</name>
							<description>clk_stimer5 clock gating control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER4_EN</name>
							<description>clk_stimer4 clock gating control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER3_EN</name>
							<description>clk_stimer3 clock gating control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER2_EN</name>
							<description>clk_stimer2 clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER1_EN</name>
							<description>clk_stimer1 clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER0_EN</name>
							<description>clk_stimer0 clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STIMER_ROOT_EN</name>
							<description>clk_stimer_root clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_BOOTROM_NS_EN</name>
							<description>hclk_bootrom_ns clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_STIMER0_EN</name>
							<description>pclk_stimer0 clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_DCF_EN</name>
							<description>pclk_dcf clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_DCF_EN</name>
							<description>aclk_dcf clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_BOOTROM_EN</name>
							<description>hclk_bootrom clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TCLK_WDT_S_EN</name>
							<description>tclk_wdt_s clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON03</name>
					<description>Internal clock gate and division register 3</description>
					<addressOffset>0x080C</addressOffset>
					<fields>
						<field>
							<name>PCLK_SECURE_CRU_EN</name>
							<description>pclk_secure_cru clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_TRNG_S_EN</name>
							<description>clk_trng_s clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_TRNG_CHK_EN</name>
							<description>pclk_trng_chk clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCLK_SRC_SDMMC_EN</name>
							<description>cclk_src_sdmmc clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDMMC_BUFFER_EN</name>
							<description>hclk_sdmmc_buffer clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SDMMC_EN</name>
							<description>hclk_sdmmc clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCLK_SDMMC_BUFFER_EN</name>
							<description>dclk_sdmmc_buffer clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_TRNG_NS_EN</name>
							<description>hclk_trng_ns clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>RESETN_CRYPTO_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_SECURE_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_SECURE_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_SECURE_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_SECURE_NS_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_SECURE_NS_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>PRESETN_WDT_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_OTPC_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_OTPC_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_KEYLADDER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_KEYLADDER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_KEYLADDER_RNG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_KEYLADDER_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_SCRYPTO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_SCRYPTO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_SCRYPTO_RNG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_SCRYPTO_PKA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_SCRYPTO_CORE</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_CRYPTO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_CRYPTO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_CRYPTO_RNG</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_CRYPTO_PKA</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON02</name>
					<description>Internal clock reset register 2</description>
					<addressOffset>0x0A08</addressOffset>
					<fields>
						<field>
							<name>HRESETN_TRNG_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_KEYLAD</name>
							<description>When high, reset relative logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_SCRYPTO</name>
							<description>When high, reset relative logic</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER5</name>
							<description>When high, reset relative logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER4</name>
							<description>When high, reset relative logic</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER3</name>
							<description>When high, reset relative logic</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER2</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER1</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_STIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_BOOTROM_NS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_STIMER0</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_DCF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ARESETN_DCF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_BOOTROM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRESETN_WDT_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON03</name>
					<description>Internal clock reset register 3</description>
					<addressOffset>0x0A0C</addressOffset>
					<fields>
						<field>
							<name>PRESETN_SECURE_CRU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_TRNG_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_TRNG_CHK</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_SDMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_SDMMC_BUFFER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_SDMMC</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DRESETN_SDMMC_BUFFER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_TRNG_NS</name>
							<description>When high, reset relative logic</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_SECURE_NS_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D00</addressOffset>
					<fields>
						<field>
							<name>ACLK_SECURE_NS_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_SECURE_NS_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D04</addressOffset>
					<fields>
						<field>
							<name>ACLK_SECURE_NS_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg. Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_SWITCH_EN</name>
							<description>switch_en.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_ns_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_ns_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_NS_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_ns_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SECURE_NS_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D08</addressOffset>
					<fields>
						<field>
							<name>HCLK_SECURE_NS_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SECURE_NS_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D0C</addressOffset>
					<fields>
						<field>
							<name>HCLK_SECURE_NS_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg. Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_SWITCH_EN</name>
							<description>switch_en.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_ns_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_ns_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_NS_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_ns_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_SECURE_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D10</addressOffset>
					<fields>
						<field>
							<name>ACLK_SECURE_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_ACLK_SECURE_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D14</addressOffset>
					<fields>
						<field>
							<name>ACLK_SECURE_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg. Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACLK_SECURE_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable aclk_secure_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SECURE_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D18</addressOffset>
					<fields>
						<field>
							<name>HCLK_SECURE_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_HCLK_SECURE_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D1C</addressOffset>
					<fields>
						<field>
							<name>HCLK_SECURE_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg. Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_SECURE_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable hclk_secure_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_SECURE_S_ROOT_CON0</name>
					<description>Auto clock switch control register 0</description>
					<addressOffset>0x0D20</addressOffset>
					<fields>
						<field>
							<name>PCLK_SECURE_S_ROOT_WAIT_TH</name>
							<description>wait_th. Wait time threshold, measured by original clk.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_IDLE_TH</name>
							<description>idle_th. Idle time threshold, measured by original clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AUTOCS_PCLK_SECURE_S_ROOT_CON1</name>
					<description>Auto clock switch control register 1</description>
					<addressOffset>0x0D24</addressOffset>
					<fields>
						<field>
							<name>PCLK_SECURE_S_ROOT_CLKSEL_CFG</name>
							<description>clksel_cfg. Auto switch clock selection.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ORIGINAL_CLK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC_DIV</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_RTC_32K</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_SWITCH_EN</name>
							<description>switch_en</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_secure_s_root switched to lower frequency when module is inactive.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable auto switch function.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_AUTOCS_EN</name>
							<description>autocs_en</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_secure_s_root switch to lower frequency.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_SECURE_S_ROOT_AUTOCS_CTRL</name>
							<description>autocs_ctrl. Others: Reserved.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable pclk_secure_s_root switch to lower frequency.</description>
									<value>4095</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRU_SECURE_PMU1</name>
			<groupName>CRU</groupName>
			<baseAddress>0x0FD7E0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x10000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CLKSEL_CON00</name>
					<description>Internal clock select and division register 0</description>
					<addressOffset>0x0300</addressOffset>
					<fields>
						<field>
							<name>HCLK_PMU1_S_ROOT_I_SEL</name>
							<description>hclk_pmu1_s_root_i_sel clock mux.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_200M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_50M_SRC</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_S_ROOT_I_SEL</name>
							<description>pclk_pmu1_s_root_i clock mux.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_100M_SRC</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_MATRIX_PMU1_50M_SRC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>XIN_OSC0_FUNC</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CLKSEL_CON02</name>
					<description>Internal clock select and division register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>XIN_OSC0_NUM</name>
							<description>xin_osc0_div fraction division register. High 16-bit for numerator.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>XIN_OSC0_DENOM</name>
							<description>xin_osc0_div fraction division register. Low 16-bit for denominator.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON00</name>
					<description>Internal clock gate and division register 0</description>
					<addressOffset>0x0800</addressOffset>
					<fields>
						<field>
							<name>PCLK_PMU1_CRU_S_EN</name>
							<description>pclk_pmu1_cru_s clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_SGRF_EN</name>
							<description>pclk_pmu1_sgrf clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_MEM_EN</name>
							<description>hclk_pmu1_mem clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_OSC_CHK_EN</name>
							<description>pclk_pmu1_osc_chk clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_S_BIU_EN</name>
							<description>pclk_pmu1_s_biu clock gating control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_S_BIU_EN</name>
							<description>hclk_pmu1_s_biu clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU1_S_ROOT_EN</name>
							<description>pclk_pmu1_s_root_i clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_S_ROOT_EN</name>
							<description>hclk_pmu1_s_root clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HCLK_PMU1_S_ROOT_I_EN</name>
							<description>hclk_pmu1_s_root_i clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GATE_CON01</name>
					<description>Internal clock gate and division register 1</description>
					<addressOffset>0x0804</addressOffset>
					<fields>
						<field>
							<name>CLK_PMU0_32K_HP_TIMER_EN</name>
							<description>clk_pmu0_32k_hp_timer clock gating control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU0_HP_TIMER_EN</name>
							<description>clk_pmu0_hp_timer clock gating control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_HP_TIMER_EN</name>
							<description>pclk_pmu0_hp_timer clock gating control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_SCRKEYGEN_EN</name>
							<description>pclk_pmu0_scrkeygen clock gating control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_SGRF_EN</name>
							<description>pclk_pmu0_sgrf clock gating control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0PVTM_EN</name>
							<description>pclk_pmu0pvtm clock gating control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PMU0PVTM_EN</name>
							<description>clk_pmu0pvtm clock gating control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCLK_PMU0_S_ROOT_EN</name>
							<description>pclk_pmu0_s_root clock gating control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XIN_OSC0_DIV_EN</name>
							<description>xin_osc0_div clock gating control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON00</name>
					<description>Internal clock reset register 0</description>
					<addressOffset>0x0A00</addressOffset>
					<fields>
						<field>
							<name>PRESETN_PMU1_CRU_S</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_SGRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_PMU1_MEM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_OSC_CHK</name>
							<description>When high, reset relative logic</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU1_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HRESETN_PMU1_S_BIU</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOFTRST_CON01</name>
					<description>Internal clock reset register 1</description>
					<addressOffset>0x0A04</addressOffset>
					<fields>
						<field>
							<name>RESETN_PMU0_32K_HP_TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_PMU0_HP_TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0_HP_TIMER</name>
							<description>When high, reset relative logic</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0_SGRF_REMAP</name>
							<description>When high, reset relative logic</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0_SGRF</name>
							<description>When high, reset relative logic</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRESETN_PMU0PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RESETN_PMU0PVTM</name>
							<description>When high, reset relative logic</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_BIGCORE0</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD590000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PVTPLL_CON0_L</name>
					<description>PVTPLL Control Register 0 Low</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>BYPASS</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUPPORT</name>
									<description>Support glitch-free frequency conversion.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_SUPPORT</name>
									<description>Not support.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DIV_OSC</name>
							<description>Frequency division factor for osc_clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLK_DIV_REF</name>
							<description>Frequency division factor for ref_clk.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSC_RING_SEL</name>
							<description>Oscillator ring channel select.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OUT_POLAR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OUT_1</name>
									<description>Out=1 when need to increase volt.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUT_0</name>
									<description>Out=0 when need to increase volt.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<description>Oscillator ring enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>START</name>
									<description>PVTPLL monitor start.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_H</name>
					<description>PVTPLL Control Register 0 High</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>RING_LENGTH_SEL</name>
							<description>Oscillator ring inverter length select.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON1</name>
					<description>PVTPLL Control Register 1</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>CAL_CNT</name>
							<description>Target frequency value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON2</name>
					<description>PVTPLL Control Register 2</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>CKG_VAL</name>
							<description>Clock gating interval control count value.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>THRESHOLD</name>
							<description>Count difference threshold value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON3</name>
					<description>PVTPLL Control Register 3</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>REF_CNT</name>
							<description>Frequency measurement period setting value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSSPRF_L</name>
					<description>Memory Configuration Register For HSSPRF Low</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSSPRF_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_L</name>
					<description>Memory Configuration Register For HSDPRF</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSDPRF_L</name>
							<description>bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_H</name>
					<description>Memory Configuration Register For HSSPRF High</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSDPRF_H</name>
							<description>bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPU_CON0</name>
					<description>CPU Control Register 0</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_BIGCORE_MEM_CFG_IDLE_TRIG</name>
							<description>A 0 to 1 trigger of grf_con_bigcore_mem_cfg_idle_trig will cause a mem_cfg change when grf_con_bigcore_mem_cfg_idle_en equals to 1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GRF_CON_BIGCORE_MEM_CFG_IDLE_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_IMMEDIATELY</name>
									<description>Mem_cfg is changed by software immediately</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALL_WFI</name>
									<description>Mem_cfg is changed when all cpu in wfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE3_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE2_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE1_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE0_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_BIGCORE1</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD592000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PVTPLL_CON0_L</name>
					<description>PVTPLL Control Register 0 Low</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>BYPASS</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUPPORT</name>
									<description>Support glitch-free frequency conversion.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_SUPPORT</name>
									<description>Not support.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DIV_OSC</name>
							<description>Frequency division factor for osc_clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLK_DIV_REF</name>
							<description>Frequency division factor for ref_clk.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSC_RING_SEL</name>
							<description>Oscillator ring channel select.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OUT_POLAR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OUT_1</name>
									<description>Out=1 when need to increase volt.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUT_0</name>
									<description>Out=0 when need to increase volt.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<description>Oscillator ring enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>START</name>
									<description>PVTPLL monitor start.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_H</name>
					<description>PVTPLL Control Register 0 High</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>RING_LENGTH_SEL</name>
							<description>Oscillator ring inverter length select.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON1</name>
					<description>PVTPLL Control Register 1</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>CAL_CNT</name>
							<description>Target frequency value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON2</name>
					<description>PVTPLL Control Register 2</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>CKG_VAL</name>
							<description>Clock gating interval control count value.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>THRESHOLD</name>
							<description>Count difference threshold value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON3</name>
					<description>PVTPLL Control Register 3</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>REF_CNT</name>
							<description>Frequency measurement period setting value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSSPRF_L</name>
					<description>Memory Configuration Register For HSSPRF Low</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSSPRF_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_L</name>
					<description>Memory Configuration Register For HSDPRF</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSDPRF_L</name>
							<description>bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_H</name>
					<description>Memory Configuration Register For HSSPRF High</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GRF_BIGCORE_MEM_CFG_HSDPRF_H</name>
							<description>bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPU_CON0</name>
					<description>CPU Control Register 0</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_BIGCORE_MEM_CFG_IDLE_TRIG</name>
							<description>A 0 to 1 trigger of grf_con_bigcore_mem_cfg_idle_trig will cause a mem_cfg change when grf_con_bigcore_mem_cfg_idle_en equals to 1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GRF_CON_BIGCORE_MEM_CFG_IDLE_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_IMMEDIATELY</name>
									<description>Mem_cfg is changed by software immediately</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALL_WFI</name>
									<description>Mem_cfg is changed when all cpu in wfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE3_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE2_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE1_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE0_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_CENTER</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD59E000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SOC_CON0</name>
					<description>CENTER GRF Control Register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_DMA2DDR_I</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON1</name>
					<description>CENTER GRF Control Register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_HDSPRA_SHRM_I</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON2</name>
					<description>CENTER GRF Control Register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON3</name>
					<description>CENTER GRF Control Register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_HDSPRF_DDRTCM_I</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON4</name>
					<description>CENTER GRF Control Register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_DDRCH23_ENA</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable simultaneously configure ddr ch2 and ddr ch3 function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GRF_CON_DDRCH01_ENA</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable simultaneously configure ddr ch0 and ddr ch1 function.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GRF_MCU_DDRCFG_MODE_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable mcu configure ddr mode.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON7</name>
					<description>CENTER GRF Control Register 7</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_DDR_MCU_STCALIB</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON8</name>
					<description>CENTER GRF Control Register 8</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_WDT_PAUSE_EN</name>
							<description>Center wdt pause enable. Used to freeze the watchdog counter during pause mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GRF_CON_DDR_MCU_IRQLATENCY</name>
							<description>Irqlatency specifies the minimum number of cycles between an interrupt that becomes pended in the NVIC, and the vector fetch for that interrupt being issued on the AHB-Lite interface.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_STATUS1</name>
					<description>CENTER GRF Status Register 1</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>ST_TIMER1_EN</name>
							<description>System timer 1 enable status.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_TIMER0_EN</name>
							<description>System timer 0 enable status.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLED</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GRF_ST_DDR_MCU_DEEPSLEEP</name>
							<description>Active only when SLEEPING is HIGH. Indicates that the SLEEPDEEP bit in the NVIC is set to 1.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>GRF_ST_DDR_MCU_SLEEPING</name>
							<description>Indicates the processor is idle, waiting for an interrupt on either the IRQ, NMI, or internal SysTick, or HIGH level on RXEV.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>GRF_ST_DDR_MCU_LOCKUP</name>
							<description>Indicates that the processor is in the architected lock-up state, as the result of an unrecoverable exception.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>GRF_ST_DDR_MCU_HALTED</name>
							<description>Indicates that the processor is in debug state. HALTED remains asserted for as long as the processor remains in debug state.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>GRF_ST_DDR_MCU_TXEV</name>
							<description>A single SCLK cycle HIGH level is generated on this output every time an SEV instruction is executed.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_CSIDPHY0</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5B4000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CON0</name>
					<description>CSIDPHY Control Register</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>CSIDPHY_CLK_1_INV</name>
							<description>Invert CSIDPHY clock lane1 rxbyte clock</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert CSIDPHY clock lane 1 rxbyte_clk_hs</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert CSIDPHY clock lane 1 rxbyte_clk_hs</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_CK_1</name>
							<description>CSIDPHY Clock Lane 1 enable signal</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_CLK_0_INV</name>
							<description>Invert CSIDPHY rxbyte clock</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert CSIDPHY rxbyte_clk_hs</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert CSIDPHY rxbyte_clk_hs</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_CK_0</name>
							<description>CSIDPHY Clock Lane enable signal</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_DAT</name>
							<description>CSIDPHY enable lane module This active high signal forces the Lane Module out of "shutdown". All line drivers, receivers, terminators, and connection detectors are turned off when Enable is low. Enable is a level sensitive signal and does not depend on any clock.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CSIDPHY_FORCERXMODE</name>
							<description>CSIDPHY force receive mode Force Lane Module Into Receive mode / Wait for Stop state.This signal allows the protocol to initialize a Lane Module, or force a bi-directional Lane Module, into receive mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS0</name>
					<description>CSIDPHY Status Register</description>
					<addressOffset>0x0080</addressOffset>
					<access>read-only</access>
					<fields>
						<field>
							<name>S_ULPSACTIVENOTCLK_1_RAW</name>
							<description>ULP State (not) Active 1 status This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>S_ULPSACTIVENOTCLK_RAW</name>
							<description>ULP State (not) Active status This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRCONTENTIONLP</name>
							<description>LP Contention Error This active high signal is asserted when the Lane Module detects a contention situation on a line while trying to drive the line low.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>RXSKEWCALHS</name>
							<description>High-Speed Receive Skew Calibration This optional active high signal indicates that the high speed deskew burst is being received. RxSkewCalHS is set to the active state when the all-ones sync pattern is received, and is cleared to the inactive state when Dp and Dn transition back to the LP-11 Stop State.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DIRECTION</name>
							<description>This signal is used to indicate the current direction of the Lane interconnects. When pin_direction =0, the Lane is in transmit mode. When pin_direction =1, the Lane is in receive mode.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ULPSACTIVENOT</name>
							<description>ULP State (not) Active. This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_CSIDPHY1</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5B5000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CON0</name>
					<description>CSIDPHY Control Register</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>CSIDPHY_CLK_1_INV</name>
							<description>Invert CSIDPHY clock lane1 rxbyte clock</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert CSIDPHY clock lane 1 rxbyte_clk_hs</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert CSIDPHY clock lane 1 rxbyte_clk_hs</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_CK_1</name>
							<description>CSIDPHY Clock Lane 1 enable signal</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_CLK_0_INV</name>
							<description>Invert CSIDPHY rxbyte clock</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert CSIDPHY rxbyte_clk_hs</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert CSIDPHY rxbyte_clk_hs</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_CK_0</name>
							<description>CSIDPHY Clock Lane enable signal</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY_ENABLE_DAT</name>
							<description>CSIDPHY enable lane module This active high signal forces the Lane Module out of "shutdown". All line drivers, receivers, terminators, and connection detectors are turned off when Enable is low. Enable is a level sensitive signal and does not depend on any clock.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CSIDPHY_FORCERXMODE</name>
							<description>CSIDPHY force receive mode Force Lane Module Into Receive mode / Wait for Stop state.This signal allows the protocol to initialize a Lane Module, or force a bi-directional Lane Module, into receive mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS0</name>
					<description>CSIDPHY Status Register</description>
					<addressOffset>0x0080</addressOffset>
					<access>read-only</access>
					<fields>
						<field>
							<name>S_ULPSACTIVENOTCLK_1_RAW</name>
							<description>ULP State (not) Active 1 status This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>S_ULPSACTIVENOTCLK_RAW</name>
							<description>ULP State (not) Active status This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERRCONTENTIONLP</name>
							<description>LP Contention Error This active high signal is asserted when the Lane Module detects a contention situation on a line while trying to drive the line low.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>RXSKEWCALHS</name>
							<description>High-Speed Receive Skew Calibration This optional active high signal indicates that the high speed deskew burst is being received. RxSkewCalHS is set to the active state when the all-ones sync pattern is received, and is cleared to the inactive state when Dp and Dn transition back to the LP-11 Stop State.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>DIRECTION</name>
							<description>This signal is used to indicate the current direction of the Lane interconnects. When pin_direction =0, the Lane is in transmit mode. When pin_direction =1, the Lane is in receive mode.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ULPSACTIVENOT</name>
							<description>ULP State (not) Active. This active low signal is asserted to indicate that the Lane is in ULP state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_DDR01</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD59C000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CHA_CON0</name>
					<description>DDR CHA Control Register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>AWPOISON_0</name>
							<description>DDRCTL AXI write address poison</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on write command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARPOISON_0</name>
							<description>DDRCTL AXI read address poison</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on read command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AWURGENT_0</name>
							<description>DDRCTL AXI write address urgent</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current aw command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARURGENT_0</name>
							<description>DDRCTL AXI read address urgent</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current ar command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIS_REGS_ECC_SYNDROME</name>
							<description>Value of dis_regs_ecc_syndrome. Signal used to hide the value of ECCCSYN* and ECCUSYN* registers for security purposes. When this value is set to 1, reading registers ECCCSYN*/ECCUSYN* returns value 0 always, otherwise it returns appropriate value. If this feature is not used, this port can be tied to 0. The value of dis_regs_ecc_syndrome signal cannot change outside of reset(presetn=0 &amp;&amp; core_ddrc_core_rstn=0).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AXI_ORDER_EN</name>
							<description>Enable preserve DDRCTL AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_SYSREQ_SEL</name>
							<description>DDRCTL AXI hardware low power request by PMU</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PMU</name>
									<description>DDRCTL AXI hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_PMU</name>
									<description>DDRCTL AXI hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SLVERR_ENABLE</name>
							<description>DDRCTL slave APB error response enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable DDRCTL from responding error</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL from responding error</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON1</name>
					<description>DDR CHA Control Register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>DFI_PHYUPD_TYPE</name>
							<description>This signal is the DFI PHY-initiated update. This signal indicates which one of the four types of PHY update times is being requested by the dfi_phyupd_req signal. The valid values are as follows:</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TPHYUPD_TYPE0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY_MODE</name>
							<description>DDRPHY ctrl_phy_cg_en gate control mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active or when DDRCTL AXI aclk and core clk are both gated.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU_DDRPHY_GATE_EN</name>
							<description>Enable PMU auto gate DDRPHY clock function If it is set 1'b1, ctrl_phy_cg_en of DDRPHY will be controlled by PMU.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SYSCREQ_CG_EN</name>
							<description>DDRCTL core clk gate enable during SR-PD</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SELFREF_TYPE2_EN</name>
							<description>DDRCTL selfrefresh type for auto gate</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ONLY_SELF_REFRESH</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was caused by automatic self refresh only. If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was not caused solely under automatic self refresh control. It could have been caused by hardware low power interface and/or software (PWRCTL.selfref_sw). If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CORE_CG_EN</name>
							<description>DDRCTL core clk gate enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL core clk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_APB_CG_EN</name>
							<description>DDRCTL APB pclk gate enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL pclk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AXI_CG_EN</name>
							<description>DDRCTL AXI aclk gate enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL AXI auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON2</name>
					<description>DDR CHA Control Register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>CSYSREQ_DDRCTL_DDR_GATE</name>
							<description>DDRCTL core hardware low power request by hardware gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL core hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL core hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_DDRCTL_PMU</name>
							<description>DDRCTL core hardware low power request by PMU</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL core hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL core hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK_DDR_GATE</name>
							<description>DDRCTL AXI hardware low power request by hardware gate control logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL AXI hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL AXI hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK</name>
							<description>DDRCTL AXI hardware low power request by GRF</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is driven by DDR01_GRF or DDR23_GRF.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is not driven by DDR01_GRF or DDR23_GRF.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY</name>
							<description>Enable DDRPHY ctrl_phy_cg_en auto gate function</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_AXI</name>
							<description>Enable DDRCTL hardware mode AXI aclk auto gate function</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_CORE</name>
							<description>Enable DDRCTL hardware mode core clk auto gate function</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P3</name>
							<description>These grf bits drive dfi_cs_P3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P2</name>
							<description>These grf bits drive dfi_cs_P2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P1</name>
							<description>These grf bits drive dfi_cs_P1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P0</name>
							<description>These grf bits drive dfi_cs_P0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON3</name>
					<description>DDR CHA Control Register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_AXI</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_CORE</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL core clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON4</name>
					<description>DDR CHA Control Register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>EXIT_THRESHOLD_AXI</name>
							<description>Exit time from gating DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_DDRPHY</name>
							<description>Control after how many silent cycles, auto gate will enable ctrl_phy_cg_en to gate DDRPHY clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON5</name>
					<description>DDR CHA Control Register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_RS</name>
							<description>Control after how many silent cycles, auto gate will gate rs bridge clock Rs bridge is a module to add one pipeline for AXI bus.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>EXIT_THRESHOLD_CORE</name>
							<description>Exit time from gating DDRCTL core clk</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON6</name>
					<description>DDR CHA Control Register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>WR_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during write</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>RD_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during read</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON7</name>
					<description>DDR CHA Control Register 7</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_16_18</name>
							<description>Control the mem_cfg bit 16-18 for uhdpdprf for interconnect. bit 0: TESTRWM</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDR_AXI_ORDER_EN</name>
							<description>Enable preserve DDR scheduler AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble clock between DDR scheduler and DDRCTL</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_GATE_EN</name>
							<description>Enable auto gate ddr frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_RS_GATE_EN</name>
							<description>Enable auto gate ddr rs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON8</name>
					<description>DDR CHA Control Register 8</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_0_15</name>
							<description>Control the mem_cfg bit 0-15 for uhdpdprf for interconnect. bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON9</name>
					<description>DDR CHA Control Register 9</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_A_AUTO_GATE_EN</name>
							<description>Enable DDRCTL core hardware low power gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AUTO_GATE_EN</name>
							<description>Enable DDRCTL AXI hardware low power gate control logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_BSM_CG_EN</name>
							<description>Enable DDRCTL bsm clock gate function</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CLK_GATE</name>
							<description>Each bit will enable an internal auto gate function in DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON0</name>
					<description>DDR CHB Control Register 0</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>AWPOISON_0</name>
							<description>DDRCTL AXI write address poison</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on write command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARPOISON_0</name>
							<description>DDRCTL AXI read address poison</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on read command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AWURGENT_0</name>
							<description>DDRCTL AXI write address urgent</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current aw command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARURGENT_0</name>
							<description>DDRCTL AXI read address urgent</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>Current ar command is urgent</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIS_REGS_ECC_SYNDROME</name>
							<description>Value of dis_regs_ecc_syndrome. Signal used to hide the value of ECCCSYN* and ECCUSYN* registers for security purposes. When this value is set to 1, reading registers ECCCSYN*/ECCUSYN* returns value 0 always, otherwise it returns appropriate value. If this feature is not used, this port can be tied to 0. The value of dis_regs_ecc_syndrome signal cannot change outside of reset(presetn=0 &amp;&amp; core_ddrc_core_rstn=0).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AXI_ORDER_EN</name>
							<description>Enable preserve DDRCTL AXI cmd order counter</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Disable Please keep default 1 all the time.</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_SYSREQ_SEL</name>
							<description>DDRCTL AXI hardware low power request by PMU</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL AXI hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL AXI hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SLVERR_ENABLE</name>
							<description>DDRCTL slave APB error response enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable DDRCTL from responding error</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL from responding error</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON1</name>
					<description>DDR CHB Control Register 1</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>DFI_PHYUPD_TYPE</name>
							<description>This signal is the DFI PHY-initiated update. This signal indicates which one of the four types of PHY update times is being requested by the dfi_phyupd_req signal. The valid values are as follows:</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TPHYUPD_TYPE0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY_MODE</name>
							<description>DDRPHY ctrl_phy_cg_en gate control mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active or when DDRCTL AXI aclk and core clk are both gated.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU_DDRPHY_GATE_EN</name>
							<description>Enable PMU auto gate DDRPHY clock function If it is set 1'b1, ctrl_phy_cg_en of DDRPHY will be controlled by PMU.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SYSCREQ_CG_EN</name>
							<description>DDRCTL core clk gate enable during SR-PD</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SELFREF_TYPE2_EN</name>
							<description>DDRCTL selfrefresh type for auto gate</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was caused by automatic self refresh only. If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was not caused solely under automatic self refresh control. It could have been caused by hardware low power interface and/or software (PWRCTL.selfref_sw). If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CORE_CG_EN</name>
							<description>DDRCTL core clk gate enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL core clk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_APB_CG_EN</name>
							<description>DDRCTL APB pclk gate enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL pclk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AXI_CG_EN</name>
							<description>DDRCTL AXI aclk gate enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL AXI auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON2</name>
					<description>DDR CHB Control Register 2</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>CSYSREQ_UPCTL_DDR_GATE</name>
							<description>DDRCTL core hardware low power request by hardware gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL core hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL core hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_UPCTL_PMU</name>
							<description>DDRCTL core hardware low power request by PMU</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL core hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL core hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK_DDR_GATE</name>
							<description>DDRCTL AXI hardware low power request by hardware gate control logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL AXI hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL AXI hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK</name>
							<description>DDRCTL AXI hardware low power request by GRF</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is driven by DDR01_GRF or DDR23_GRF.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is not driven by DDR01_GRF or DDR23_GRF.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY</name>
							<description>Enable DDRPHY ctrl_phy_cg_en auto gate function</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_AXI</name>
							<description>Enable DDRCTL hardware mode AXI aclk auto gate function</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_CORE</name>
							<description>Enable DDRCTL hardware mode core clk auto gate function</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P3</name>
							<description>These grf bits drive dfi_cs_P3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P2</name>
							<description>These grf bits drive dfi_cs_P2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P1</name>
							<description>These grf bits drive dfi_cs_P1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P0</name>
							<description>These grf bits drive dfi_cs_P0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON3</name>
					<description>DDR CHB Control Register 3</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_AXI</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_CORE</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL core clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON4</name>
					<description>DDR CHB Control Register 4</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>EXIT_THRESHOLD_AXI</name>
							<description>Exit time from gating DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_DDRPHY</name>
							<description>Control after how many silent cycles, auto gate will enable ctrl_phy_cg_en to gate DDRPHY clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON5</name>
					<description>DDR CHB Control Register 5</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_RS</name>
							<description>Control after how many silent cycles, auto gate will gate rs bridge clock Rs bridge is a module to add one pipeline for AXI bus.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EXIT_THRESHOLD_DDRC</name>
							<description>Exit time from gating DDRCTL core clk</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON6</name>
					<description>DDR CHB Control Register 6</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>WR_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during write</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>RD_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during read</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON7</name>
					<description>DDR CHB Control Register 7</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_16_18</name>
							<description>Control the mem_cfg bit 16-18 for uhdpdprf for interconnect. bit 0: TESTRWM</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDR_AXI_ORDER_EN</name>
							<description>Enable preserve DDR scheduler AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble clock between DDR scheduler and DDRCTL</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_GATE_EN</name>
							<description>Enable auto gate ddr frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_RS_GATE_EN</name>
							<description>Enable auto gate ddr rs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON8</name>
					<description>DDR CHB Control Register 8</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_0_15</name>
							<description>Control the mem_cfg bit 0-15 for uhdpdprf for interconnect. bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON9</name>
					<description>DDR CHB Control Register 9</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>UPCTL_A_AUTO_GATE_EN</name>
							<description>Enable DDRCTL core hardware low power gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UPCTL_AUTO_GATE_EN</name>
							<description>Enable DDRCTL AXI hardware low power gate control logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRC_BSM_CG_EN</name>
							<description>Enable DDRCTL bsm clock gate function</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CLK_GATE</name>
							<description>Each bit will enable an internal auto gate function in DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS0</name>
					<description>DDR CHA Status Register 0</description>
					<addressOffset>0x0060</addressOffset>
					<fields>
						<field>
							<name>ST_MRR_DATA0</name>
							<description>MRR data from DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS16</name>
					<description>DDR CHA Status Register 16</description>
					<addressOffset>0x00A0</addressOffset>
					<fields>
						<field>
							<name>ST_WRITE_OVERFLOW</name>
							<description>DDR scramble write overflow status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_READ_OVERFLOW</name>
							<description>DDR scramble read overflow status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCRAMBLE_SHIFT_READY</name>
							<description>Scramble shift ready status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_READY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>READY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_STAT_DDRC_REG_SELFREF_TYPE</name>
							<description>DDRCTL selfrefresh type status Flags if SR-Powerdown is entered and if it was under automatic self refresh control only or not.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SR_PD</name>
									<description>SDRAM is not in SR-Powerdown.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_PHY</name>
									<description>SDRAM is in self refresh, which was caused by PHY master request.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown, which was not caused solely under automatic self refresh control.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown, which was caused by automatic self refresh only.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_ACLK</name>
							<description>DDRCTL aclk cactive status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_ACLK</name>
							<description>DDRCTL aclk csysack status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_ACLK</name>
							<description>DDRCTL aclk csysreq status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_DDRC</name>
							<description>DDRCTL core cactive status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_DDRC</name>
							<description>DDRCTL core low power ack status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_DDRC</name>
							<description>DDRCTL core low power request status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS17</name>
					<description>DDR CHA Status Register 17</description>
					<addressOffset>0x00A4</addressOffset>
					<fields>
						<field>
							<name>ST_WRECC_CREDIT_CNT</name>
							<description>DDRCTL wrecc credit count</description>
							<bitOffset>24</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_WR_CREDIT_CNT</name>
							<description>DDRCTL wr credit count</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_HPR_CREDIT_CNT</name>
							<description>DDRCTL hpr credit count</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_LPR_CREDIT_CNT</name>
							<description>DDRCTL lpr credit count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS19</name>
					<description>DDR CHA Status Register 19</description>
					<addressOffset>0x00AC</addressOffset>
					<fields>
						<field>
							<name>ST_DERATE_TEMP_LIMIT_INTR_FAULT</name>
							<description>This signal is the derate temperature limit fault. This is a version of derate_temp_limit_intr, which can not be disabled or forced via a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_CORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC corrected error fault. This is a version of rd_linkecc_corr_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding of</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_UNCORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC uncorrected error fault. This is a version of rd_linkecc_uncorr_err_intr, which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_AP_ERR_INTR_FAULT</name>
							<description>This signal is the ECC address protection fault. This is a version of ecc_ap_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_UNCORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC uncorrected error fault. This is a version of ecc_uncorrected_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_CORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC corrected error fault. This is a version of ecc_corrected_err_intr which can not be disabled or forced through register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_HIF_REFRESH_REQ_BANK</name>
							<description>This signal indicates the next bank that is refreshed (channel 1); for multi-rank configurations, the bank number is reported independently for each rank, and the information for all ranks is concatenated to form this signal.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS0</name>
					<description>DDR CHB Status Register 0</description>
					<addressOffset>0x00B0</addressOffset>
					<fields>
						<field>
							<name>ST_MRR_DATA0</name>
							<description>MRR data from DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS16</name>
					<description>DDR CHB Status Register 16</description>
					<addressOffset>0x00F0</addressOffset>
					<fields>
						<field>
							<name>ST_WRITE_OVERFLOW</name>
							<description>DDR scramble write overflow status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_READ_OVERFLOW</name>
							<description>DDR scramble read overflow status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCRAMBLE_SHIFT_READY</name>
							<description>Scramble shift ready status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_READY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>READY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_DDRC_REG_SELFREF_TYPE</name>
							<description>DDRCTL selfrefresh type status Flags if SR-Powerdown is entered and if it was under automatic self refresh control only or not.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SR_PD</name>
									<description>SDRAM is not in SR-Powerdown.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_PHY</name>
									<description>SDRAM is in self refresh, which was caused by PHY master request.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown, which was not caused solely under automatic self refresh control.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown, which was caused by automatic self refresh only.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_ACLK</name>
							<description>DDRCTL aclk cactive status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_ACLK</name>
							<description>DDRCTL aclk csysack status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_ACLK</name>
							<description>DDRCTL aclk csysreq status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_DDRC</name>
							<description>DDRCTL core cactive status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_DDRC</name>
							<description>DDRCTL core low power ack status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_DDRC</name>
							<description>DDRCTL core low power request status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS17</name>
					<description>DDR CHB Status Register 17</description>
					<addressOffset>0x00F4</addressOffset>
					<fields>
						<field>
							<name>ST_WRECC_CREDIT_CNT</name>
							<description>DDRCTL wrecc credit count</description>
							<bitOffset>24</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_WR_CREDIT_CNT</name>
							<description>DDRCTL wr credit count</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_HPR_CREDIT_CNT</name>
							<description>DDRCTL hpr credit count</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_LPR_CREDIT_CNT</name>
							<description>DDRCTL lpr credit count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS19</name>
					<description>DDR CHB Status Register 19</description>
					<addressOffset>0x00FC</addressOffset>
					<fields>
						<field>
							<name>ST_DERATE_TEMP_LIMIT_INTR_FAULT</name>
							<description>This signal is the derate temperature limit fault. This is a version of derate_temp_limit_intr, which can not be disabled or forced via a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_CORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC corrected error fault. This is a version of rd_linkecc_corr_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding of</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_UNCORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC uncorrected error fault. This is a version of rd_linkecc_uncorr_err_intr, which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_AP_ERR_INTR_FAULT</name>
							<description>This signal is the ECC address protection fault. This is a version of ecc_ap_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_UNCORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC uncorrected error fault. This is a version of ecc_uncorrected_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_CORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC corrected error fault. This is a version of ecc_corrected_err_intr which can not be disabled or forced through register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_HIF_REFRESH_REQ_BANK</name>
							<description>This signal indicates the next bank that is refreshed (channel 1); for multi-rank configurations, the bank number is reported independently for each rank, and the information for all ranks is concatenated to form this signal.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_PHY_CON0</name>
					<description>DDRPHY CHA Control Register 0</description>
					<addressOffset>0x0130</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_PCLK_CG_EN</name>
							<description>DDRPHY APB pclk clock gate enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_CLKM_CG_EN</name>
							<description>DDRPHY master DLL clock gating enable.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>DDRPHY master DLL clock gating is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DDRPHY master DLL clock gating is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_PHYMSTR_TYPE</name>
							<description>Value of dfi_phymstr_type</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_STATE_SEL</name>
							<description>Value of dfi_phymastr_state_sel</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_CS_STATE</name>
							<description>Value of dfi_phymstr_cs_state</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START</name>
							<description>Value of dfi_init_start</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START_SEL</name>
							<description>DDRPHY dfi_init_start select</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRCTL</name>
									<description>DDRPHY dfi_init_start is driven by DDRCTL</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRPHY dfi_init_start is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE</name>
							<description>Value of dfi_init_complete</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE_SEL</name>
							<description>DDRCTL dfi_init_complete select</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRPHY</name>
									<description>DDRCTL dfi_init_complete is driven by DDRPHY</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL dfi_init_complete is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2XCLKGATE_ENABLE</name>
							<description>Root clock gating control of DDRPHY. It controls clock gating of clk_phy2x. Set this pin to low to enable clock gating for clk_phy2x. For normal operation and DDRPHY test mode, this pin should be high. Root clock gating should be enabled while dfi_dram_clk_disable=1'b1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I_G_DRCG_EN</name>
							<description>Dynamic regional clock gating control for DDRPHY. DRCG refers to clock gating controlled by pcl_pd field in LP_CON0 register.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DRCG is enabled regardless of pcl_pd field</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_PCL_PD</name>
									<description>DRCG will be controlled by pcl_pd field in LP_CON0</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DVFS_CLK_MODE</name>
							<description>DVFS mode select for clock mode between DFI clock and DFI PHY clock. This signal controls which DVFS register sets will be used after frequency change.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_PHY_CON0</name>
					<description>DDRPHY CHB Control Register 0</description>
					<addressOffset>0x0134</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_PCLK_CG_EN</name>
							<description>DDRPHY APB pclk clock gate enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_CLKM_CG_EN</name>
							<description>DDRPHY master DLL clock gating enable.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>DDRPHY master DLL clock gating is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DDRPHY master DLL clock gating is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_PHYMSTR_TYPE</name>
							<description>Value of dfi_phymstr_type</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_STATE_SEL</name>
							<description>Value of dfi_phymastr_state_sel</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_CS_STATE</name>
							<description>Value of dfi_phymstr_cs_state</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START</name>
							<description>Value of dfi_init_start</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START_SEL</name>
							<description>DDRPHY dfi_init_start select</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRCTL</name>
									<description>DDRPHY dfi_init_start is driven by DDRCTL</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRPHY dfi_init_start is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE</name>
							<description>Value of dfi_init_complete</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE_SEL</name>
							<description>DDRCTL dfi_init_complete select</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRPHY</name>
									<description>DDRCTL dfi_init_complete is driven by DDRPHY</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL dfi_init_complete is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2XCLKGATE_ENABLE</name>
							<description>Root clock gating control of DDRPHY. It controls clock gating of clk_phy2x. Set this pin to low to enable clock gating for clk_phy2x. For normal operation and DDRPHY test mode, this pin should be high. Root clock gating should be enabled while dfi_dram_clk_disable=1'b1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I_G_DRCG_EN</name>
							<description>Dynamic regional clock gating control for DDRPHY. DRCG refers to clock gating controlled by pcl_pd field in LP_CON0 register.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DRCG is enabled regardless of pcl_pd field</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_PCL_PD</name>
									<description>DRCG will be controlled by pcl_pd field in LP_CON0</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DVFS_CLK_MODE</name>
							<description>DVFS mode select for clock mode between DFI clock and DFI PHY clock. This signal controls which DVFS register sets will be used after frequency change.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_PHY_STATUS0</name>
					<description>DDRPHY CHA Status Register 0</description>
					<addressOffset>0x0138</addressOffset>
					<fields>
						<field>
							<name>ST_DFI_INIT_COMPLETE</name>
							<description>Dfi_init_complete status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_INIT_START</name>
							<description>Dfi_init_start status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DDRPHY2XCLKGATE_ENOUT</name>
							<description>Status of ddrphy2xclkgate_enout signal. This is a feed-through signal of ddrphy2xclkgate_enable. This signal can be monitored to get the status of ddrphy2xclkgate_enable signal.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_PHYMSTR_ACTIVE</name>
							<description>DDRPHY phymstr_active status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_ERROR</name>
							<description>DDRPHY dfi error status Indicates that the DDRPHY has detected an error condition such as read FIFO pointer error, conflict DLL update and wrdata and conflict DLL update and rddata.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_PHY_STATUS0</name>
					<description>DDRPHY CHB Status Register 1</description>
					<addressOffset>0x013C</addressOffset>
					<fields>
						<field>
							<name>ST_DFI_INIT_COMPLETE</name>
							<description>Dfi_init_complete status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_INIT_START</name>
							<description>Dfi_init_start status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DDRPHY2XCLKGATE_ENOUT</name>
							<description>Status of ddrphy2xclkgate_enout signal. This is a feed-through signal of ddrphy2xclkgate_enable. This signal can be monitored to get the status of ddrphy2xclkgate_enable signal.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_PHYMSTR_ACTIVE</name>
							<description>DDRPHY phymstr_active status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_ERROR</name>
							<description>DDRPHY dfi error status Indicates that the DDRPHY has detected an error condition such as read FIFO pointer error, conflict DLL update and wrdata and conflict DLL update and rddata.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CON0</name>
					<description>DDR Control Register 0</description>
					<addressOffset>0x0140</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_HSDPRF_DDRCTL</name>
							<description>Control the mem_cfg bit 0-21 for hsdprf for DDRCTL. bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA bit 17: TEST1B bit 21~18: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_DDR23</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD59D000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CHA_CON0</name>
					<description>DDR CHA Control Register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>AWPOISON_0</name>
							<description>DDRCTL AXI write address poison</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on write command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARPOISON_0</name>
							<description>DDRCTL AXI read address poison</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on read command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AWURGENT_0</name>
							<description>DDRCTL AXI write address urgent</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current aw command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARURGENT_0</name>
							<description>DDRCTL AXI read address urgent</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current ar command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIS_REGS_ECC_SYNDROME</name>
							<description>Value of dis_regs_ecc_syndrome. Signal used to hide the value of ECCCSYN* and ECCUSYN* registers for security purposes. When this value is set to 1, reading registers ECCCSYN*/ECCUSYN* returns value 0 always, otherwise it returns appropriate value. If this feature is not used, this port can be tied to 0. The value of dis_regs_ecc_syndrome signal cannot change outside of reset(presetn=0 &amp;&amp; core_ddrc_core_rstn=0).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AXI_ORDER_EN</name>
							<description>Enable preserve DDRCTL AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_SYSREQ_SEL</name>
							<description>DDRCTL AXI hardware low power request by PMU</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PMU</name>
									<description>DDRCTL AXI hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_PMU</name>
									<description>DDRCTL AXI hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SLVERR_ENABLE</name>
							<description>DDRCTL slave APB error response enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable DDRCTL from responding error</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL from responding error</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON1</name>
					<description>DDR CHA Control Register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>DFI_PHYUPD_TYPE</name>
							<description>This signal is the DFI PHY-initiated update. This signal indicates which one of the four types of PHY update times is being requested by the dfi_phyupd_req signal. The valid values are as follows:</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TPHYUPD_TYPE0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY_MODE</name>
							<description>DDRPHY ctrl_phy_cg_en gate control mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active or when DDRCTL AXI aclk and core clk are both gated.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU_DDRPHY_GATE_EN</name>
							<description>Enable PMU auto gate DDRPHY clock function If it is set 1'b1, ctrl_phy_cg_en of DDRPHY will be controlled by PMU.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SYSCREQ_CG_EN</name>
							<description>DDRCTL core clk gate enable during SR-PD</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SELFREF_TYPE2_EN</name>
							<description>DDRCTL selfrefresh type for auto gate</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ONLY_SELF_REFRESH</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was caused by automatic self refresh only. If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was not caused solely under automatic self refresh control. It could have been caused by hardware low power interface and/or software (PWRCTL.selfref_sw). If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CORE_CG_EN</name>
							<description>DDRCTL core clk gate enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL core clk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_APB_CG_EN</name>
							<description>DDRCTL APB pclk gate enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL pclk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AXI_CG_EN</name>
							<description>DDRCTL AXI aclk gate enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL AXI auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON2</name>
					<description>DDR CHA Control Register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>CSYSREQ_DDRCTL_DDR_GATE</name>
							<description>DDRCTL core hardware low power request by hardware gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL core hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL core hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_DDRCTL_PMU</name>
							<description>DDRCTL core hardware low power request by PMU</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL core hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL core hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK_DDR_GATE</name>
							<description>DDRCTL AXI hardware low power request by hardware gate control logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL AXI hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL AXI hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK</name>
							<description>DDRCTL AXI hardware low power request by GRF</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is driven by DDR01_GRF or DDR23_GRF.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is not driven by DDR01_GRF or DDR23_GRF.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY</name>
							<description>Enable DDRPHY ctrl_phy_cg_en auto gate function</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_AXI</name>
							<description>Enable DDRCTL hardware mode AXI aclk auto gate function</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_CORE</name>
							<description>Enable DDRCTL hardware mode core clk auto gate function</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P3</name>
							<description>These grf bits drive dfi_cs_P3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P2</name>
							<description>These grf bits drive dfi_cs_P2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P1</name>
							<description>These grf bits drive dfi_cs_P1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P0</name>
							<description>These grf bits drive dfi_cs_P0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON3</name>
					<description>DDR CHA Control Register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_AXI</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_CORE</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL core clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON4</name>
					<description>DDR CHA Control Register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>EXIT_THRESHOLD_AXI</name>
							<description>Exit time from gating DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_DDRPHY</name>
							<description>Control after how many silent cycles, auto gate will enable ctrl_phy_cg_en to gate DDRPHY clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON5</name>
					<description>DDR CHA Control Register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_RS</name>
							<description>Control after how many silent cycles, auto gate will gate rs bridge clock Rs bridge is a module to add one pipeline for AXI bus.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>EXIT_THRESHOLD_CORE</name>
							<description>Exit time from gating DDRCTL core clk</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON6</name>
					<description>DDR CHA Control Register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>WR_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during write</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>RD_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during read</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON7</name>
					<description>DDR CHA Control Register 7</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_16_18</name>
							<description>Control the mem_cfg bit 16-18 for uhdpdprf for interconnect. bit 0: TESTRWM</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDR_AXI_ORDER_EN</name>
							<description>Enable preserve DDR scheduler AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble clock between DDR scheduler and DDRCTL</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_GATE_EN</name>
							<description>Enable auto gate ddr frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_RS_GATE_EN</name>
							<description>Enable auto gate ddr rs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON8</name>
					<description>DDR CHA Control Register 8</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_0_15</name>
							<description>Control the mem_cfg bit 0-15 for uhdpdprf for interconnect. bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_CON9</name>
					<description>DDR CHA Control Register 9</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_A_AUTO_GATE_EN</name>
							<description>Enable DDRCTL core hardware low power gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AUTO_GATE_EN</name>
							<description>Enable DDRCTL AXI hardware low power gate control logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_BSM_CG_EN</name>
							<description>Enable DDRCTL bsm clock gate function</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CLK_GATE</name>
							<description>Each bit will enable an internal auto gate function in DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON0</name>
					<description>DDR CHB Control Register 0</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>AWPOISON_0</name>
							<description>DDRCTL AXI write address poison</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on write command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARPOISON_0</name>
							<description>DDRCTL AXI read address poison</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable poison on read command</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AWURGENT_0</name>
							<description>DDRCTL AXI write address urgent</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>URGENT</name>
									<description>Current aw command is urgent</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ARURGENT_0</name>
							<description>DDRCTL AXI read address urgent</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>Current ar command is urgent</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_URGENT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIS_REGS_ECC_SYNDROME</name>
							<description>Value of dis_regs_ecc_syndrome. Signal used to hide the value of ECCCSYN* and ECCUSYN* registers for security purposes. When this value is set to 1, reading registers ECCCSYN*/ECCUSYN* returns value 0 always, otherwise it returns appropriate value. If this feature is not used, this port can be tied to 0. The value of dis_regs_ecc_syndrome signal cannot change outside of reset(presetn=0 &amp;&amp; core_ddrc_core_rstn=0).</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AXI_ORDER_EN</name>
							<description>Enable preserve DDRCTL AXI cmd order counter</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Disable Please keep default 1 all the time.</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_SYSREQ_SEL</name>
							<description>DDRCTL AXI hardware low power request by PMU</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL AXI hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL AXI hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SLVERR_ENABLE</name>
							<description>DDRCTL slave APB error response enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable DDRCTL from responding error</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL from responding error</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON1</name>
					<description>DDR CHB Control Register 1</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>DFI_PHYUPD_TYPE</name>
							<description>This signal is the DFI PHY-initiated update. This signal indicates which one of the four types of PHY update times is being requested by the dfi_phyupd_req signal. The valid values are as follows:</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TPHYUPD_TYPE0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TPHYUPD_TYPE3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY_MODE</name>
							<description>DDRPHY ctrl_phy_cg_en gate control mode</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active or when DDRCTL AXI aclk and core clk are both gated.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Ctrl_phy_cg_en is set to 1'b1 to gate DDRPHY internal clock according to the status of DDRPHY dfi_phyupd_req or dfi_phymstr_active.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU_DDRPHY_GATE_EN</name>
							<description>Enable PMU auto gate DDRPHY clock function If it is set 1'b1, ctrl_phy_cg_en of DDRPHY will be controlled by PMU.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_SYSCREQ_CG_EN</name>
							<description>DDRCTL core clk gate enable during SR-PD</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SELFREF_TYPE2_EN</name>
							<description>DDRCTL selfrefresh type for auto gate</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was caused by automatic self refresh only. If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown (LPDDR4/5), which was not caused solely under automatic self refresh control. It could have been caused by hardware low power interface and/or software (PWRCTL.selfref_sw). If retry is enabled, this guarantees SRE command is executed correctly without parity error.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_CORE_CG_EN</name>
							<description>DDRCTL core clk gate enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL core clk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_APB_CG_EN</name>
							<description>DDRCTL APB pclk gate enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL pclk auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_AXI_CG_EN</name>
							<description>DDRCTL AXI aclk gate enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable DDRCTL AXI auto gate</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON2</name>
					<description>DDR CHB Control Register 2</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>CSYSREQ_UPCTL_DDR_GATE</name>
							<description>DDRCTL core hardware low power request by hardware gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL core hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL core hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_UPCTL_PMU</name>
							<description>DDRCTL core hardware low power request by PMU</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_PMU</name>
									<description>DDRCTL core hardware low power request is driven by PMU.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_PMU</name>
									<description>DDRCTL core hardware low power request is not driven by PMU.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK_DDR_GATE</name>
							<description>DDRCTL AXI hardware low power request by hardware gate control logic</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_HW</name>
									<description>DDRCTL AXI hardware low power request is driven by hardware gate control logic.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_HW</name>
									<description>DDRCTL AXI hardware low power request is not driven by hardware gate control logic.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSYSREQ_ACLK</name>
							<description>DDRCTL AXI hardware low power request by GRF</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is driven by DDR01_GRF or DDR23_GRF.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_BY_DDR_GRF</name>
									<description>DDRCTL AXI hardware low power request is not driven by DDR01_GRF or DDR23_GRF.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_DDRPHY</name>
							<description>Enable DDRPHY ctrl_phy_cg_en auto gate function</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_AXI</name>
							<description>Enable DDRCTL hardware mode AXI aclk auto gate function</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CG_EN_CORE</name>
							<description>Enable DDRCTL hardware mode core clk auto gate function</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P3</name>
							<description>These grf bits drive dfi_cs_P3</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P2</name>
							<description>These grf bits drive dfi_cs_P2</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P1</name>
							<description>These grf bits drive dfi_cs_P1</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PRE_DFI0_CS_COMBO_P0</name>
							<description>These grf bits drive dfi_cs_P0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON3</name>
					<description>DDR CHB Control Register 3</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_AXI</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_CORE</name>
							<description>Control after how many silent cycles, auto gate will gate DDRCTL core clk.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON4</name>
					<description>DDR CHB Control Register 4</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>EXIT_THRESHOLD_AXI</name>
							<description>Exit time from gating DDRCTL aclk</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>SILENT_THRESHOLD_DDRPHY</name>
							<description>Control after how many silent cycles, auto gate will enable ctrl_phy_cg_en to gate DDRPHY clock.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON5</name>
					<description>DDR CHB Control Register 5</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>SILENT_THRESHOLD_RS</name>
							<description>Control after how many silent cycles, auto gate will gate rs bridge clock Rs bridge is a module to add one pipeline for AXI bus.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EXIT_THRESHOLD_DDRC</name>
							<description>Exit time from gating DDRCTL core clk</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON6</name>
					<description>DDR CHB Control Register 6</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>WR_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during write</description>
							<bitOffset>8</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>RD_LAT_DELAY</name>
							<description>Control dfi_lp_data_req high level time during read</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON7</name>
					<description>DDR CHB Control Register 7</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_16_18</name>
							<description>Control the mem_cfg bit 16-18 for uhdpdprf for interconnect. bit 0: TESTRWM</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>DDR_AXI_ORDER_EN</name>
							<description>Enable preserve DDR scheduler AXI cmd order counter. Please keep default 1'b1 all the time.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble clock between DDR scheduler and DDRCTL</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_SCRAMBLE_GATE_EN</name>
							<description>Enable auto gate ddr scramble frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_FRS_GATE_EN</name>
							<description>Enable auto gate ddr frs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_RS_GATE_EN</name>
							<description>Enable auto gate ddr rs clock between DDR scheduler and DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON8</name>
					<description>DDR CHB Control Register 8</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_UHDPDPRF_INTERCONNECT_I_0_15</name>
							<description>Control the mem_cfg bit 0-15 for uhdpdprf for interconnect. bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_CON9</name>
					<description>DDR CHB Control Register 9</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>UPCTL_A_AUTO_GATE_EN</name>
							<description>Enable DDRCTL core hardware low power gate control logic</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UPCTL_AUTO_GATE_EN</name>
							<description>Enable DDRCTL AXI hardware low power gate control logic</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRC_BSM_CG_EN</name>
							<description>Enable DDRCTL bsm clock gate function</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CLK_GATE</name>
							<description>Each bit will enable an internal auto gate function in DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS0</name>
					<description>DDR CHA Status Register 0</description>
					<addressOffset>0x0060</addressOffset>
					<fields>
						<field>
							<name>ST_MRR_DATA0</name>
							<description>MRR data from DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS16</name>
					<description>DDR CHA Status Register 16</description>
					<addressOffset>0x00A0</addressOffset>
					<fields>
						<field>
							<name>ST_WRITE_OVERFLOW</name>
							<description>DDR scramble write overflow status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_READ_OVERFLOW</name>
							<description>DDR scramble read overflow status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCRAMBLE_SHIFT_READY</name>
							<description>Scramble shift ready status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_READY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>READY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_STAT_DDRC_REG_SELFREF_TYPE</name>
							<description>DDRCTL selfrefresh type status Flags if SR-Powerdown is entered and if it was under automatic self refresh control only or not.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SR_PD</name>
									<description>SDRAM is not in SR-Powerdown.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_PHY</name>
									<description>SDRAM is in self refresh, which was caused by PHY master request.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown, which was not caused solely under automatic self refresh control.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown, which was caused by automatic self refresh only.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_ACLK</name>
							<description>DDRCTL aclk cactive status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_ACLK</name>
							<description>DDRCTL aclk csysack status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_ACLK</name>
							<description>DDRCTL aclk csysreq status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_DDRC</name>
							<description>DDRCTL core cactive status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_DDRC</name>
							<description>DDRCTL core low power ack status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_DDRC</name>
							<description>DDRCTL core low power request status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS17</name>
					<description>DDR CHA Status Register 17</description>
					<addressOffset>0x00A4</addressOffset>
					<fields>
						<field>
							<name>ST_WRECC_CREDIT_CNT</name>
							<description>DDRCTL wrecc credit count</description>
							<bitOffset>24</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_WR_CREDIT_CNT</name>
							<description>DDRCTL wr credit count</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_HPR_CREDIT_CNT</name>
							<description>DDRCTL hpr credit count</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_LPR_CREDIT_CNT</name>
							<description>DDRCTL lpr credit count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_STATUS19</name>
					<description>DDR CHA Status Register 19</description>
					<addressOffset>0x00AC</addressOffset>
					<fields>
						<field>
							<name>ST_DERATE_TEMP_LIMIT_INTR_FAULT</name>
							<description>This signal is the derate temperature limit fault. This is a version of derate_temp_limit_intr, which can not be disabled or forced via a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_CORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC corrected error fault. This is a version of rd_linkecc_corr_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding of</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_UNCORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC uncorrected error fault. This is a version of rd_linkecc_uncorr_err_intr, which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_AP_ERR_INTR_FAULT</name>
							<description>This signal is the ECC address protection fault. This is a version of ecc_ap_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_UNCORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC uncorrected error fault. This is a version of ecc_uncorrected_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_CORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC corrected error fault. This is a version of ecc_corrected_err_intr which can not be disabled or forced through register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_HIF_REFRESH_REQ_BANK</name>
							<description>This signal indicates the next bank that is refreshed (channel 1); for multi-rank configurations, the bank number is reported independently for each rank, and the information for all ranks is concatenated to form this signal.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS0</name>
					<description>DDR CHB Status Register 0</description>
					<addressOffset>0x00B0</addressOffset>
					<fields>
						<field>
							<name>ST_MRR_DATA0</name>
							<description>MRR data from DDRCTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS16</name>
					<description>DDR CHB Status Register 16</description>
					<addressOffset>0x00F0</addressOffset>
					<fields>
						<field>
							<name>ST_WRITE_OVERFLOW</name>
							<description>DDR scramble write overflow status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_READ_OVERFLOW</name>
							<description>DDR scramble read overflow status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_OVERFLOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCRAMBLE_SHIFT_READY</name>
							<description>Scramble shift ready status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_READY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>READY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_DDRC_REG_SELFREF_TYPE</name>
							<description>DDRCTL selfrefresh type status Flags if SR-Powerdown is entered and if it was under automatic self refresh control only or not.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SR_PD</name>
									<description>SDRAM is not in SR-Powerdown.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_PHY</name>
									<description>SDRAM is in self refresh, which was caused by PHY master request.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_BY_ANY</name>
									<description>SDRAM is in SR-Powerdown, which was not caused solely under automatic self refresh control.</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SR_AUTO_ONLY</name>
									<description>SDRAM is in SR-Powerdown, which was caused by automatic self refresh only.</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_ACLK</name>
							<description>DDRCTL aclk cactive status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_ACLK</name>
							<description>DDRCTL aclk csysack status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged.</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged.</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_ACLK</name>
							<description>DDRCTL aclk csysreq status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CACTIVE_DDRC</name>
							<description>DDRCTL core cactive status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSACK_DDRC</name>
							<description>DDRCTL core low power ack status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOC_BUG_ACK</name>
									<description>Low power request is acknowledged</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOC_BUG_NAK</name>
									<description>Low power request is not acknowledged</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_CSYSREQ_DDRC</name>
							<description>DDRCTL core low power request status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_POWER_REQUEST</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NO_LOW_POWER_REQUEST</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS17</name>
					<description>DDR CHB Status Register 17</description>
					<addressOffset>0x00F4</addressOffset>
					<fields>
						<field>
							<name>ST_WRECC_CREDIT_CNT</name>
							<description>DDRCTL wrecc credit count</description>
							<bitOffset>24</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_WR_CREDIT_CNT</name>
							<description>DDRCTL wr credit count</description>
							<bitOffset>16</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_HPR_CREDIT_CNT</name>
							<description>DDRCTL hpr credit count</description>
							<bitOffset>8</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_LPR_CREDIT_CNT</name>
							<description>DDRCTL lpr credit count</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_STATUS19</name>
					<description>DDR CHB Status Register 19</description>
					<addressOffset>0x00FC</addressOffset>
					<fields>
						<field>
							<name>ST_DERATE_TEMP_LIMIT_INTR_FAULT</name>
							<description>This signal is the derate temperature limit fault. This is a version of derate_temp_limit_intr, which can not be disabled or forced via a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_CORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC corrected error fault. This is a version of rd_linkecc_corr_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding of</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_RD_LINKECC_UNCORR_ERR_INTR_FAULT</name>
							<description>This signal is the read Link-ECC uncorrected error fault. This is a version of rd_linkecc_uncorr_err_intr, which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_AP_ERR_INTR_FAULT</name>
							<description>This signal is the ECC address protection fault. This is a version of ecc_ap_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_UNCORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC uncorrected error fault. This is a version of ecc_uncorrected_err_intr which can not be disabled or forced through a register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_ECC_CORRECTED_ERR_INTR_FAULT</name>
							<description>This signal is the ECC corrected error fault. This is a version of ecc_corrected_err_intr which can not be disabled or forced through register. It is a 2-bit antivalent signal with encoding as follows:</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FAULT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAULT_DETECTED</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ST_HIF_REFRESH_REQ_BANK</name>
							<description>This signal indicates the next bank that is refreshed (channel 1); for multi-rank configurations, the bank number is reported independently for each rank, and the information for all ranks is concatenated to form this signal.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_PHY_CON0</name>
					<description>DDRPHY CHA Control Register 0</description>
					<addressOffset>0x0130</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_PCLK_CG_EN</name>
							<description>DDRPHY APB pclk clock gate enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_CLKM_CG_EN</name>
							<description>DDRPHY master DLL clock gating enable.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>DDRPHY master DLL clock gating is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DDRPHY master DLL clock gating is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_PHYMSTR_TYPE</name>
							<description>Value of dfi_phymstr_type</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_STATE_SEL</name>
							<description>Value of dfi_phymastr_state_sel</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_CS_STATE</name>
							<description>Value of dfi_phymstr_cs_state</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START</name>
							<description>Value of dfi_init_start</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START_SEL</name>
							<description>DDRPHY dfi_init_start select</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRCTL</name>
									<description>DDRPHY dfi_init_start is driven by DDRCTL</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRPHY dfi_init_start is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE</name>
							<description>Value of dfi_init_complete</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE_SEL</name>
							<description>DDRCTL dfi_init_complete select</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRPHY</name>
									<description>DDRCTL dfi_init_complete is driven by DDRPHY</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL dfi_init_complete is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2XCLKGATE_ENABLE</name>
							<description>Root clock gating control of DDRPHY. It controls clock gating of clk_phy2x. Set this pin to low to enable clock gating for clk_phy2x. For normal operation and DDRPHY test mode, this pin should be high. Root clock gating should be enabled while dfi_dram_clk_disable=1'b1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I_G_DRCG_EN</name>
							<description>Dynamic regional clock gating control for DDRPHY. DRCG refers to clock gating controlled by pcl_pd field in LP_CON0 register.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DRCG is enabled regardless of pcl_pd field</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_PCL_PD</name>
									<description>DRCG will be controlled by pcl_pd field in LP_CON0</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DVFS_CLK_MODE</name>
							<description>DVFS mode select for clock mode between DFI clock and DFI PHY clock. This signal controls which DVFS register sets will be used after frequency change.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_PHY_CON0</name>
					<description>DDRPHY CHB Control Register 0</description>
					<addressOffset>0x0134</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_PCLK_CG_EN</name>
							<description>DDRPHY APB pclk clock gate enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_CLKM_CG_EN</name>
							<description>DDRPHY master DLL clock gating enable.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLED</name>
									<description>DDRPHY master DLL clock gating is disabled.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DDRPHY master DLL clock gating is enabled.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_PHYMSTR_TYPE</name>
							<description>Value of dfi_phymstr_type</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_STATE_SEL</name>
							<description>Value of dfi_phymastr_state_sel</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_PHYMSTR_CS_STATE</name>
							<description>Value of dfi_phymstr_cs_state</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START</name>
							<description>Value of dfi_init_start</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_START_SEL</name>
							<description>DDRPHY dfi_init_start select</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRCTL</name>
									<description>DDRPHY dfi_init_start is driven by DDRCTL</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRPHY dfi_init_start is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE</name>
							<description>Value of dfi_init_complete</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DFI_INIT_COMPLETE_SEL</name>
							<description>DDRCTL dfi_init_complete select</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>BY_DDRPHY</name>
									<description>DDRCTL dfi_init_complete is driven by DDRPHY</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_DDR_GRF</name>
									<description>DDRCTL dfi_init_complete is driven by DDR01_GRF or DDR23_GRF</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2XCLKGATE_ENABLE</name>
							<description>Root clock gating control of DDRPHY. It controls clock gating of clk_phy2x. Set this pin to low to enable clock gating for clk_phy2x. For normal operation and DDRPHY test mode, this pin should be high. Root clock gating should be enabled while dfi_dram_clk_disable=1'b1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I_G_DRCG_EN</name>
							<description>Dynamic regional clock gating control for DDRPHY. DRCG refers to clock gating controlled by pcl_pd field in LP_CON0 register.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLED</name>
									<description>DRCG is enabled regardless of pcl_pd field</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BY_PCL_PD</name>
									<description>DRCG will be controlled by pcl_pd field in LP_CON0</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DVFS_CLK_MODE</name>
							<description>DVFS mode select for clock mode between DFI clock and DFI PHY clock. This signal controls which DVFS register sets will be used after frequency change.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DVFS1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CHA_PHY_STATUS0</name>
					<description>DDRPHY CHA Status Register 0</description>
					<addressOffset>0x0138</addressOffset>
					<fields>
						<field>
							<name>ST_DFI_INIT_COMPLETE</name>
							<description>Dfi_init_complete status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_INIT_START</name>
							<description>Dfi_init_start status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DDRPHY2XCLKGATE_ENOUT</name>
							<description>Status of ddrphy2xclkgate_enout signal. This is a feed-through signal of ddrphy2xclkgate_enable. This signal can be monitored to get the status of ddrphy2xclkgate_enable signal.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_PHYMSTR_ACTIVE</name>
							<description>DDRPHY phymstr_active status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_ERROR</name>
							<description>DDRPHY dfi error status Indicates that the DDRPHY has detected an error condition such as read FIFO pointer error, conflict DLL update and wrdata and conflict DLL update and rddata.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHB_PHY_STATUS0</name>
					<description>DDRPHY CHB Status Register 1</description>
					<addressOffset>0x013C</addressOffset>
					<fields>
						<field>
							<name>ST_DFI_INIT_COMPLETE</name>
							<description>Dfi_init_complete status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_INIT_START</name>
							<description>Dfi_init_start status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DDRPHY2XCLKGATE_ENOUT</name>
							<description>Status of ddrphy2xclkgate_enout signal. This is a feed-through signal of ddrphy2xclkgate_enable. This signal can be monitored to get the status of ddrphy2xclkgate_enable signal.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_PHYMSTR_ACTIVE</name>
							<description>DDRPHY phymstr_active status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ST_DFI_ERROR</name>
							<description>DDRPHY dfi error status Indicates that the DDRPHY has detected an error condition such as read FIFO pointer error, conflict DLL update and wrdata and conflict DLL update and rddata.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CON0</name>
					<description>DDR Control Register 0</description>
					<addressOffset>0x0140</addressOffset>
					<fields>
						<field>
							<name>MEM_CFG_HSDPRF_DDRCTL</name>
							<description>Control the mem_cfg bit 0-21 for hsdprf for DDRCTL. bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA bit 17: TEST1B bit 21~18: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>24</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_DSU</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD598000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CON0</name>
					<description>DSU Control Register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>DSU_GRF_CON_NIRQ</name>
							<description>GRF generate a nirq for each core, for debug usage only</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DSU_GRF_CON_NFIQ</name>
							<description>GRF generate a nifq for each core, for debug usage only</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CON1</name>
					<description>DSU Control Register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>DSU_GRF_CON_NVIRQ</name>
							<description>GRF generate a nvirq for each core, for debug usage only</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DSU_GRF_CON_NVFIQ</name>
							<description>GRF generate a nvifq for each core, for debug usage only</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CON2</name>
					<description>DSU Control Register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>DSU_GRF_MEM_CTRL_FROM_PMU</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PMU</name>
									<description>Dsu mem cfg driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GRF</name>
									<description>Dsu mem cfg driven by grf</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_CON_AWAKEUPS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKE</name>
									<description>Wake acp slave interface</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DONT_WAKE</name>
									<description>Not wake acp</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE7_DSU_GRF_CON_MPMMEN</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable max power control for A76</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE6_DSU_GRF_CON_MPMMEN</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable max power control for A76</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE5_DSU_GRF_CON_MPMMEN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable max power control for A76</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE4_DSU_GRF_CON_MPMMEN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable max power control for A76</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_CON_PWRQ_PERMIT_DENY_SAR_I</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DENY</name>
									<description>Stream adb400 will deny a power request</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<description>Stream adb400 will accept a power request</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_CON_PMUSNAPSHOTREQ</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEND</name>
									<description>Send a pmu snapshot request to DSU</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DONT_SEND</name>
									<description>Not send</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_CON_EVENTOACK</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEND</name>
									<description>Send evento acknowledge to DSU</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DONT_SEND</name>
									<description>Not send</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_CON_EVENTIREQ</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEND</name>
									<description>Send eventi request to DSU</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DONT_SEND</name>
									<description>Not send</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CON3</name>
					<description>DSU Control Register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_ACP_AWCACHE</name>
							<description>Awcache control bit for acp</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GRF_CON_ACP_ARCACHE</name>
							<description>Arcache ctrl bit for acp</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GRF_CON_INTERCONNECT_CGEN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Interconnect clock gate enable</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>CON4</name>
					<description>DSU Control Register 4</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>SYS_GRF_CON_ASTARTMP</name>
							<description>Start address of MP master</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CON5</name>
					<description>DSU Control Register 5</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>SYS_GRF_CON_AENDMP</name>
							<description>End address for MP master</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CON6</name>
					<description>DSU Control Register 6</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_DSU_MEM_CFG_IDLE_TRIG</name>
							<description>A 0 to 1 trigger of grf_con_dsu_mem_cfg_idle_trig will cause a mem_cfg change when grf_con_dsu_mem_cfg_idle_en equals to 1.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GRF_CON_DSU_MEM_CFG_IDLE_EN</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_IMMEDIATELY</name>
									<description>Mem_cfg is changed by software immediately</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALL_WFI</name>
									<description>Mem_cfg is changed when all cpu in wfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GRF_CON_ARDOMAINS</name>
							<description>Ardomain control for ACP</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GRF_CON_AWDOMAINS</name>
							<description>Awdomain control for ACP</description>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>GRF_CON_AWSNOOPS</name>
							<description>Awsnoop ctrl for ACP</description>
							<bitOffset>5</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GRF_CON_AWSTASHLPIDENS</name>
							<description>AW stashlpiden for ACP</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GRF_CON_AWSTASHLPIDS</name>
							<description>AW stashlpid for ACP</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSSPRF_L</name>
					<description>Memory Configuration Register For HSSPRF</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GRF_DSU_MEM_CFG_HSSPRF_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_L</name>
					<description>Memory Configuration Register For HSDPRF Low</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GRF_DSU_MEM_CFG_HSSPRF_L</name>
							<description>bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_H</name>
					<description>Memory Configuration Register For HSDPRF High</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GRF_DSU_MEM_CFG_HSSPRF_H</name>
							<description>bit 1:TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HDSPRA_L</name>
					<description>Memory Configuration Register For HDSPRA</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GRF_DSU_MEM_CFG_HDSPRA_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_UHDDPRF_L</name>
					<description>Memory Configuration Register For UHDDPRF</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>GRF_DSU_MEM_CFG_UHDDPRF_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS0</name>
					<description>DSU Status Register 0</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>DSU_GRF_ST_JTAGACTIVE</name>
							<description>JTAG active status.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_SWACTIVE</name>
							<description>JTAG sw active status.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_PMUSNAPSHOTACK</name>
							<description>PMU snapshot acknowledge</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_EVENTOREQ</name>
							<description>EVENTO request.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_EVENTIACK</name>
							<description>EVENTI acknowledge status</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE7INSTRRET</name>
							<description>Cpu 7 in retention status</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE6INSTRRET</name>
							<description>Cpu 6 in retention status</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE5INSTRRET</name>
							<description>Cpu 5 in retention status</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE4INSTRRET</name>
							<description>Cpu 4 in retention status</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE3INSTRRET</name>
							<description>Cpu 3 in retention status</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE2INSTRRET</name>
							<description>Cpu 2 in retention status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE1INSTRRET</name>
							<description>Cpu 1 in retention status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE0INSTRRET</name>
							<description>Cpu 0 in retention status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE7INSTRRUN</name>
							<description>Core 7 running status</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE6INSTRRUN</name>
							<description>Core 6 running status</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE5INSTRRUN</name>
							<description>Core 5 running status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE4INSTRRUN</name>
							<description>Core 4 running status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE3INSTRRUN</name>
							<description>Core 3 running status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE2INSTRRUN</name>
							<description>Core 2 running status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE1INSTRRUN</name>
							<description>Core 1 running status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF_ST_CORE0INSTRRUN</name>
							<description>Core 0 running status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RUNNING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS1</name>
					<description>DSU Status Register 1</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>DSU_PROBE3_MAINSTATALARM</name>
							<description>Interconnect probe3 alarm</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DSU_PROBE2_MAINSTATALARM</name>
							<description>Interconnect probe2 alarm</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DSU_PROBE1_MAINSTATALARM</name>
							<description>Interconnect probe1 alarm</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DSU_PROBE0_MAINSTATALARM</name>
							<description>Interconnect probe0 alarm</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_GRF_ST_DEBUG_M_I_MAINNOPENDINGTRANS</name>
							<description>Interconnect debug_m no pending translation</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SYS_GRF_ST_NSP_DSU2MAIN_T_MAINNOPENDINGTRANS</name>
							<description>Interconnect dsu2main no pending translation</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_L</name>
					<description>PVTPLL Control Register 0 Low</description>
					<addressOffset>0x0060</addressOffset>
					<fields>
						<field>
							<name>BYPASS</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUPPORT</name>
									<description>Support glitch-free frequency conversion.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_SUPPORT</name>
									<description>Not support.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DIV_OSC</name>
							<description>Frequency division factor for osc_clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLK_DIV_REF</name>
							<description>Frequency division factor for ref_clk.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSC_RING_SEL</name>
							<description>Oscillator ring channel select.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OUT_POLAR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OUT_1</name>
									<description>Out=1 when need to increase volt.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUT_0</name>
									<description>Out=0 when need to increase volt.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<description>Oscillator ring enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>START</name>
									<description>PVTPLL monitor start.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_H</name>
					<description>PVTPLL Control Register 0 High</description>
					<addressOffset>0x0064</addressOffset>
					<fields>
						<field>
							<name>RING_LENGTH_SEL</name>
							<description>Oscillator ring inverter length select.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON1</name>
					<description>PVTPLL Control Register 1</description>
					<addressOffset>0x0070</addressOffset>
					<fields>
						<field>
							<name>CAL_CNT</name>
							<description>Target frequency value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON2</name>
					<description>PVTPLL Control Register 2</description>
					<addressOffset>0x0074</addressOffset>
					<fields>
						<field>
							<name>CKG_VAL</name>
							<description>Clock gating interval control count value.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>THRESHOLD</name>
							<description>Count difference threshold value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON3</name>
					<description>PVTPLL Control Register 3</description>
					<addressOffset>0x0078</addressOffset>
					<fields>
						<field>
							<name>REF_CNT</name>
							<description>Frequency measurement period setting value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_GPU</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5A0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PVTPLL_CON0_L</name>
					<description>PVTPLL Control Register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>BYPASS</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUPPORT</name>
									<description>Support glitch-free frequency conversion.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_SUPPORT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DIV_OSC</name>
							<description>Frequency division factor for osc_clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLK_DIV_REF</name>
							<description>Frequency division factor for ref_clk.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSC_RING_SEL</name>
							<description>Oscillator ring channel select.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OUT_POLAR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OUT_1</name>
									<description>Out=1 when need to increase voltage.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUT_0</name>
									<description>Out=0 when need to increase voltage.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<description>Oscillator ring enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>START</name>
									<description>PVTPLL monitor start.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_H</name>
					<description>PVTPLL Control Register 0</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>RING_LENGTH_SEL</name>
							<description>Oscillator ring inverter length select.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON1</name>
					<description>PVTPLL Control Register 1</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>CAL_CNT</name>
							<description>Target frequency value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON2</name>
					<description>PVTPLL Control Register 2</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>CKG_VAL</name>
							<description>Clock gating interval control count value.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>THRESHOLD</name>
							<description>Count difference threshold value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON3</name>
					<description>PVTPLL Control Register 3</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>REF_CNT</name>
							<description>Frequency measurement period setting value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON0</name>
					<description>Memory Configuration Control Register 0</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>MEMCFG_HDSPRF</name>
							<description>memory configuration of hdsprf type bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON1</name>
					<description>Memory Configuration Control Register 1</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>MEMCFG_UHDPDPRF</name>
							<description>memory configuration of uhdpdprf type. bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CON0</name>
					<description>GPU Control Register 0</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>PROTMODE_EN</name>
							<description>gpu protected mode enable.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HALTED_EN</name>
							<description>daplite2m halted enable.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPU_CKG_EN</name>
							<description>Clock gate enable.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STRIPING_GRANULE</name>
							<description>Memory striping control. This signal must be set during the GPU reset and remain static during operation.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS0</name>
					<description>GPU Status Register 0</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>SWACTIVE</name>
							<description>Serial wire active. high when the debug port is operating using the serial wire protocol.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DORMANTSTATE</name>
							<description>Active-high status to indicate that none of the protocol engines are selected and that the DP is in dormant state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DORMANT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_DORMANT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_LITCORE</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD594000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MEM_CFG_HSSPRF_L</name>
					<description>Memory Configuration Register For HSSPRF</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GRF_LITCORE_MEM_CFG_HSSPRF_L</name>
							<description>bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_L</name>
					<description>Memory Configuration Register For HSDPRF Low</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GRF_LITCORE_MEM_CFG_HSDPRF_L</name>
							<description>bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS bit 14~13: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEM_CFG_HSDPRF_H</name>
					<description>Memory Configuration Register For HSDPRF Low</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GRF_LITCORE_MEM_CFG_HSDPRF_H</name>
							<description>bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPU_CON0</name>
					<description>CPU Control Register 0</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GRF_CON_LITCORE_MEM_CFG_IDLE_TRIG</name>
							<description>A 0 to 1 trigger of grf_con_litcore_mem_cfg_idle_trig will cause a mem_cfg change when grf_con_litcore_mem_cfg_idle_en equals to 1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GRF_CON_LITCORE_MEM_CFG_IDLE_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_IMMEDIATELY</name>
									<description>Mem_cfg is changed by software immediately</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALL_WFI</name>
									<description>Mem_cfg is changed when all cpu in wfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE3_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE2_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE1_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE0_CON_MEM_CTRL_FROM_PMU</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GRF</name>
									<description>Mem_cfg is driven by grf</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU</name>
									<description>Mem_cfg is driven by pmu</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_L</name>
					<description>PVTPLL Control Register 0 Low</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>BYPASS</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUPPORT</name>
									<description>Support glitch-free frequency conversion.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NOT_SUPPORT</name>
									<description>Not support.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DIV_OSC</name>
							<description>Frequency division factor for osc_clk.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CLK_DIV_REF</name>
							<description>Frequency division factor for ref_clk.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OSC_RING_SEL</name>
							<description>Oscillator ring channel select.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>OUT_POLAR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OUT_1</name>
									<description>Out=1 when need to increase volt.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUT_0</name>
									<description>Out=0 when need to increase volt.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<description>Oscillator ring enable.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>START</name>
									<description>PVTPLL monitor start.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON0_H</name>
					<description>PVTPLL Control Register 0 High</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>RING_LENGTH_SEL</name>
							<description>Oscillator ring inverter length select.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON1</name>
					<description>PVTPLL Control Register 1</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>CAL_CNT</name>
							<description>Target frequency value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON2</name>
					<description>PVTPLL Control Register 2</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>CKG_VAL</name>
							<description>Clock gating interval control count value.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>THRESHOLD</name>
							<description>Count difference threshold value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PVTPLL_CON3</name>
					<description>PVTPLL Control Register 3</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>REF_CNT</name>
							<description>Frequency measurement period setting value.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_PMU0</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD588000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SOC_CON0</name>
					<description>System control register 0</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>CLK_REF_MIPI_DCPHY0_SEL</name>
							<description>Clock source selection for clk_ref_mipi_dcphy0.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GENERATED_CLOCK</name>
									<description>Select from generated clock</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>OSCILLATOR</name>
									<description>Select from oscillator</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_CR_PARA_SEL</name>
							<description>Clock source selection for clk_cr_para.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INV_OSCILLATOR</name>
									<description>Select from inverter of oscillator</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GENERATED_CLOCK</name>
									<description>Select from generated clock</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_BATTERY_PWRUP_GATE_EN</name>
							<description>Enable clock gating for battery power up logic.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESETN_BATTERY_PWRUP_HOLD_ENA</name>
							<description>Enable reset hold for battery power up logic.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBCLK_GPIO0_SEL</name>
							<description>Clock source selection for dbclk_gpio0.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OSCILLATOR</name>
									<description>Select from oscillator</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DEEPSLOW</name>
									<description>Select from clk_deepslow</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DEEPSLOW_SEL</name>
							<description>Clock source selection for clk_deepslow. Others: Reserved.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>OSC_OUT</name>
									<description>Select from divider output of oscillator</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXT_IO_CLK</name>
									<description>Select from external IO clock</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU_PVTM_OUT</name>
									<description>Select from divider output of PMU_PVTM</description>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_REPAIR_ENABLE</name>
							<description>Enable memory repair for PD_PMU1.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON1</name>
					<description>System control register 1</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>PRESETN_PMU0_IOC_HOLD_ENA</name>
							<description>Enable reset hold for presetn_pmu0_ioc.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_PMU0_GRF_HOLD_ENA</name>
							<description>Enable reset hold for presetn_pmu0_grf.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESETN_GPIO0_HOLD_ENA</name>
							<description>Enable reset hold for presetn_gpio0.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBRESETN_GPIO0_HOLD_ENA</name>
							<description>Enable reset hold for dbresetn_gpio0.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMUPVTM_CLKOUT_DIV</name>
							<description>Clock divide factor for clock generated by PMU_PVTM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON2</name>
					<description>System control register 2</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>PMU0_MEM_CFG_HDSPRF</name>
							<description>Interface configuration for HDSPRF type memory in PD_PMU0. Bit[0]: TEST1 Bit[1]: TEST_RNM Bit[4:2]: RM Bit[5]: WMD Bit[7]: LS Bit[11:10]: WPULSE Bit[13:12]: RA Other bits: Reserved</description>
							<bitOffset>0</bitOffset>
							<bitWidth>14</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON3</name>
					<description>System control register 3</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>PMIC_INT_POL</name>
							<description>Polarity of PMIC int.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMIC1_SLEEP_POL</name>
							<description>Polarity of pmic1_sleep.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMIC0_SLEEP_POL</name>
							<description>Polarity of pmic0_sleep.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMIC1_SLEEP_IOUT_SEL</name>
							<description>Source selection for pmic1_sleep.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>VD_NPU</name>
									<description>VD_NPU power off request</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_GPU</name>
									<description>VD_GPU power off request</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_BIGCORE0</name>
									<description>VD_BIGCORE0 power off request</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_BIGCORE1</name>
									<description>VD_BIGCORE1 power off request</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_DSU</name>
									<description>VD_DSU power off request</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_VCODEC</name>
									<description>VD_VCODEC power off request</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_DDR</name>
									<description>VD_DDR power off request</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOW_DEEP_LOW_POWER</name>
									<description>Low power mode or deep low power mode</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHIP_RESET</name>
									<description>Chip reset output</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEEP_LOW_POWER</name>
									<description>Deep low power mode</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOW_POWER</name>
									<description>Low power mode</description>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMIC0_SLEEP_IOUT_SEL</name>
							<description>Source selection for pmic0_sleep.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>VD_NPU</name>
									<description>VD_NPU power off request</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_GPU</name>
									<description>VD_GPU power off request</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_BIGCORE0</name>
									<description>VD_BIGCORE0 power off request</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_BIGCORE1</name>
									<description>VD_BIGCORE1 power off request</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_DSU</name>
									<description>VD_DSU power off request</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_VCODEC</name>
									<description>VD_VCODEC power off request</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VD_DDR</name>
									<description>VD_DDR power off request</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOW_DEEP_LOW_POWER</name>
									<description>Low power mode or deep low power mode</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHIP_RESET</name>
									<description>Chip reset output</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEEP_LOW_POWER</name>
									<description>Deep low power mode</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOW_POWER</name>
									<description>Low power mode</description>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_RET_CON0</name>
					<description>IO retention control register 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>PMUIO2_RET_ENA</name>
							<description>Enable PMUIO2 retention mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO6_RET_ENA</name>
							<description>Enable VCCIO6 retention mode by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO5_RET_ENA</name>
							<description>Enable VCCIO5 retention mode by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO4_RET_ENA</name>
							<description>Enable VCCIO4 retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO3_RET_ENA</name>
							<description>Enable VCCIO3 retention mode by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO2_RET_ENA</name>
							<description>Enable VCCIO2 retention mode by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO1_RET_ENA</name>
							<description>Enable VCCIO1 retention mode by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EMMCIO_RET_ENA</name>
							<description>Enable EMMCIO retention mode by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IO_RET_CON1</name>
					<description>IO retention control register 1</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>PMUIO2_RET_SFTENA</name>
							<description>Enable PMUIO2 retention mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO6_RET_SFTENA</name>
							<description>Enable VCCIO1 retention mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO5_RET_SFTENA</name>
							<description>Enable VCCIO5 retention mode by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO4_RET_SFTENA</name>
							<description>Enable VCCIO4 retention mode by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO3_RET_SFTENA</name>
							<description>Enable VCCIO3 retention mode by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO2_RET_SFTENA</name>
							<description>Enable VCCIO2 retention mode by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO1_RET_SFTENA</name>
							<description>Enable VCCIO1 retention mode by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EMMCIO_RET_SFTENA</name>
							<description>Enable EMMCIO retention mode by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OS_REG8</name>
					<description>Operation system register 8</description>
					<addressOffset>0x0080</addressOffset>
				</register>
				<register>
					<name>OS_REG9</name>
					<description>Operation system register 9</description>
					<addressOffset>0x0084</addressOffset>
				</register>
				<register>
					<name>OS_REG10</name>
					<description>Operation system register 10</description>
					<addressOffset>0x0088</addressOffset>
				</register>
				<register>
					<name>OS_REG11</name>
					<description>Operation system register 11</description>
					<addressOffset>0x008C</addressOffset>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_PMU1</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD58A000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SOC_CON0</name>
					<description>System control register 0</description>
					<addressOffset>0x0000</addressOffset>
				</register>
				<register>
					<name>SOC_CON1</name>
					<description>System control register 1</description>
					<addressOffset>0x0004</addressOffset>
				</register>
				<register>
					<name>SOC_CON2</name>
					<description>System control register 2</description>
					<addressOffset>0x0008</addressOffset>
				</register>
				<register>
					<name>SOC_CON3</name>
					<description>System control register 3</description>
					<addressOffset>0x000C</addressOffset>
				</register>
				<register>
					<name>SOC_CON4</name>
					<description>System control register 4</description>
					<addressOffset>0x0010</addressOffset>
				</register>
				<register>
					<name>SOC_CON5</name>
					<description>System control register 5</description>
					<addressOffset>0x0014</addressOffset>
				</register>
				<register>
					<name>SOC_CON6</name>
					<description>System control register 6</description>
					<addressOffset>0x0018</addressOffset>
				</register>
				<register>
					<name>SOC_CON7</name>
					<description>System control register 7</description>
					<addressOffset>0x001C</addressOffset>
				</register>
				<register>
					<name>SOC_CON8</name>
					<description>System control register 8</description>
					<addressOffset>0x0020</addressOffset>
				</register>
				<register>
					<name>SOC_CON9</name>
					<description>System control register 9</description>
					<addressOffset>0x0024</addressOffset>
				</register>
				<register>
					<name>SOC_CON10</name>
					<description>System control register 10</description>
					<addressOffset>0x0028</addressOffset>
				</register>
				<register>
					<name>SOC_CON11</name>
					<description>System control register 11</description>
					<addressOffset>0x002C</addressOffset>
				</register>
				<register>
					<name>BIU_CON</name>
					<description>BIU interface control register</description>
					<addressOffset>0x0050</addressOffset>
				</register>
				<register>
					<name>BIU_STS</name>
					<description>BIU interface status register</description>
					<addressOffset>0x0054</addressOffset>
				</register>
				<register>
					<name>SOC_STS</name>
					<description>System status register</description>
					<addressOffset>0x0060</addressOffset>
				</register>
				<register>
					<name>MEM_CON0</name>
					<description>Memory interface control register 0</description>
					<addressOffset>0x0080</addressOffset>
				</register>
				<register>
					<name>MEM_CON1</name>
					<description>Memory interface control register 1</description>
					<addressOffset>0x0084</addressOffset>
				</register>
				<register>
					<name>MEM_CON2</name>
					<description>Memory interface control register 2</description>
					<addressOffset>0x0088</addressOffset>
				</register>
				<register>
					<name>MEM_CON3</name>
					<description>Memory interface control register 3</description>
					<addressOffset>0x008C</addressOffset>
				</register>
				<register>
					<name>OS_REG0</name>
					<description>Operation system register 0</description>
					<addressOffset>0x0200</addressOffset>
				</register>
				<register>
					<name>OS_REG1</name>
					<description>Operation system register 1</description>
					<addressOffset>0x0204</addressOffset>
				</register>
				<register>
					<name>OS_REG2</name>
					<description>Operation system register 2</description>
					<addressOffset>0x0208</addressOffset>
				</register>
				<register>
					<name>OS_REG3</name>
					<description>Operation system register 3</description>
					<addressOffset>0x020C</addressOffset>
				</register>
				<register>
					<name>OS_REG4</name>
					<description>Operation system register 4</description>
					<addressOffset>0x0210</addressOffset>
				</register>
				<register>
					<name>OS_REG5</name>
					<description>Operation system register 5</description>
					<addressOffset>0x0214</addressOffset>
				</register>
				<register>
					<name>OS_REG6</name>
					<description>Operation system register 6</description>
					<addressOffset>0x0218</addressOffset>
				</register>
				<register>
					<name>OS_REG7</name>
					<description>Operation system register 7</description>
					<addressOffset>0x021C</addressOffset>
				</register>
				<register>
					<name>RST_STS</name>
					<description>System reset status register</description>
					<addressOffset>0x0230</addressOffset>
				</register>
				<register>
					<name>RST_CLR</name>
					<description>System reset status clear register</description>
					<addressOffset>0x0234</addressOffset>
				</register>
				<register>
					<name>SD_DETECT_CON</name>
					<description>SDMMC detect control register</description>
					<addressOffset>0x0380</addressOffset>
				</register>
				<register>
					<name>SD_DETECT_STS</name>
					<description>SDMMC detect status register</description>
					<addressOffset>0x0390</addressOffset>
				</register>
				<register>
					<name>SD_DETECT_CLR</name>
					<description>SDMMC detect clear register</description>
					<addressOffset>0x03A0</addressOffset>
				</register>
				<register>
					<name>SD_DETECT_CNT</name>
					<description>SDMMC detect count register</description>
					<addressOffset>0x03B0</addressOffset>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GRF_SYS</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD58C000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>WDT_CON0</name>
					<description>WDT Control Register</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>WDTNS_PAUSE_EN</name>
							<description>wdt pause enable. Used to freeze the watchdog counter during pause mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>UART_CON0</name>
					<description>UART Control Register 0</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>UART9_CTS_INV</name>
							<description>Polarity selection for uart9_cts.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART8_CTS_INV</name>
							<description>Polarity selection for uart8_cts.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART7_CTS_INV</name>
							<description>Polarity selection for uart7_cts.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART6_CTS_INV</name>
							<description>Polarity selection for uart6_cts.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART5_CTS_INV</name>
							<description>Polarity selection for uart5_cts.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART4_CTS_INV</name>
							<description>Polarity selection for uart4_cts.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART3_CTS_INV</name>
							<description>Polarity selection for uart3_cts.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART2_CTS_INV</name>
							<description>Polarity selection for uart2_cts.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART1_CTS_INV</name>
							<description>Polarity selection for uart1_cts.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>UART_CON1</name>
					<description>UART Control Register 1</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>UART9_RTS_INV</name>
							<description>Polarity selection for uart9_rts.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART8_RTS_INV</name>
							<description>Polarity selection for uart8_rts.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART7_RTS_INV</name>
							<description>Polarity selection for uart7_rts.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART6_RTS_INV</name>
							<description>Polarity selection for uart6_rts.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART5_RTS_INV</name>
							<description>Polarity selection for uart5_rts.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART4_RTS_INV</name>
							<description>Polarity selection for uart4_rts.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART3_RTS_INV</name>
							<description>Polarity selection for uart3_rts.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART2_RTS_INV</name>
							<description>Polarity selection for uart2_rts.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART1_RTS_INV</name>
							<description>Polarity selection for uart1_rts.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE_LOW</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE_HIGH</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GIC_CON0</name>
					<description>GIC Control Register</description>
					<addressOffset>0x00C0</addressOffset>
					<fields>
						<field>
							<name>CPU_ACTIVE</name>
							<description>CPU active status Indicates if the core is active and not in a low-power state such as retention. The GIC can decide to target only active cores for 1 of N SPIs.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>GIC_SAMPLE_REQ</name>
							<description>GIC sample request This 4-phase handshake provides a hardware mechanism to snapshot the PMU counters and has the same effect as writing to the GICP_CAPR register.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON0</name>
					<description>Memory Configuration Register 0</description>
					<addressOffset>0x0200</addressOffset>
					<fields>
						<field>
							<name>RKVDEC_MEM_CFG_HDPSPRF</name>
							<description>RKVDEC HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON1</name>
					<description>Memory Configuration Register 1</description>
					<addressOffset>0x0204</addressOffset>
					<fields>
						<field>
							<name>RKVDEC_MEM_CFG_UHDPDPRF</name>
							<description>RKVDEC UHDPDPRF memory configuration low bits bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON2</name>
					<description>Memory Configuration Register 2</description>
					<addressOffset>0x0208</addressOffset>
					<fields>
						<field>
							<name>RKVDEC_MEM_CFG_UHDPDPRF</name>
							<description>RKVDEC UHDPDPRF memory configuration high bits bit 0: TESTRWM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON3</name>
					<description>Memory Configuration Register 3</description>
					<addressOffset>0x020C</addressOffset>
					<fields>
						<field>
							<name>RKVDEC_MEM_CFG_HSDPRF</name>
							<description>RKVDEC HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON4</name>
					<description>Memory Configuration Register 4</description>
					<addressOffset>0x0210</addressOffset>
					<fields>
						<field>
							<name>RKVDEC_MEM_CFG_HSDPRF</name>
							<description>RKVDEC HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON5</name>
					<description>Memory Configuration Register 5</description>
					<addressOffset>0x0214</addressOffset>
					<fields>
						<field>
							<name>RKVENC_MEM_CFG_HDSPRF</name>
							<description>RKVENC HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON6</name>
					<description>Memory Configuration Register 6</description>
					<addressOffset>0x0218</addressOffset>
					<fields>
						<field>
							<name>RKVENC_MEM_CFG_UHDPDPRF</name>
							<description>RKVENC UHDPDPRF memory configuration low bits bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON7</name>
					<description>Memory Configuration Register 7</description>
					<addressOffset>0x021C</addressOffset>
					<fields>
						<field>
							<name>RKVENC_MEM_CFG_UHDPDPRF</name>
							<description>RKVENC UHDPDPRF memory configuration high bits bit 0: TESTRWM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON8</name>
					<description>Memory Configuration Register 8</description>
					<addressOffset>0x0220</addressOffset>
					<fields>
						<field>
							<name>RKVENC_MEM_CFG_HSDPRF</name>
							<description>RKVENC HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON9</name>
					<description>Memory Configuration Register 9</description>
					<addressOffset>0x0224</addressOffset>
					<fields>
						<field>
							<name>RKVENC_MEM_CFG_HSDPRF</name>
							<description>RKVENC HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON10</name>
					<description>Memory Configuration Register 10</description>
					<addressOffset>0x0228</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_HDSPRF</name>
							<description>VDPU HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON11</name>
					<description>Memory Configuration Register 11</description>
					<addressOffset>0x022C</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_UHDPDPRF</name>
							<description>VDPU UHDPDPRF memory configuration low bits bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON12</name>
					<description>Memory Configuration Register 12</description>
					<addressOffset>0x0230</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_UHDPDPRF</name>
							<description>VDPU UHDPDPRF memory configuration high bits bit 0: TESTRWM</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON13</name>
					<description>Memory Configuration Register 13</description>
					<addressOffset>0x0234</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_HSDPRF</name>
							<description>VDPU HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON14</name>
					<description>Memory Configuration Register 14</description>
					<addressOffset>0x0238</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_HSDPRF</name>
							<description>VDPU HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON15</name>
					<description>Memory Configuration Register 15</description>
					<addressOffset>0x023C</addressOffset>
					<fields>
						<field>
							<name>VDPU_MEM_CFG_ROM</name>
							<description>VDPU ROM memory configuration bit 0: TEST1 bit 4~1: RM bit 5: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON16</name>
					<description>Memory Configuration Register 16</description>
					<addressOffset>0x0240</addressOffset>
					<fields>
						<field>
							<name>AV1_MEM_CFG_HSDPRF</name>
							<description>AV1 HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON17</name>
					<description>Memory Configuration Register 17</description>
					<addressOffset>0x0244</addressOffset>
					<fields>
						<field>
							<name>AV1_MEM_CFG_UHDPDPRF</name>
							<description>AV1 UHDPDPRF memory configuration high bits bit 8: TESTRWM</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>AV1_MEM_CFG_HSDPRF</name>
							<description>AV1 HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON18</name>
					<description>Memory Configuration Register 18</description>
					<addressOffset>0x0248</addressOffset>
					<fields>
						<field>
							<name>AV1_MEM_CFG_UHDPDPRF</name>
							<description>AV1 UHDPDPRF memory configuration low bits bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMDA bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON19</name>
					<description>Memory Configuration Register 19</description>
					<addressOffset>0x024C</addressOffset>
					<fields>
						<field>
							<name>AV1_MEM_CFG_HDSPRF</name>
							<description>AV1 HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON20</name>
					<description>Memory Configuration Register 20</description>
					<addressOffset>0x0250</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_ROM</name>
							<description>ROM memory configuration bit 0: TEST1 bit 4~1: RM bit 5: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON21</name>
					<description>Memory Configuration Register 21</description>
					<addressOffset>0x0254</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HDSPRF</name>
							<description>system HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON22</name>
					<description>Memory Configuration Register 22</description>
					<addressOffset>0x0258</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HSDPRF</name>
							<description>system HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON23</name>
					<description>Memory Configuration Register 23</description>
					<addressOffset>0x025C</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HSDPRF</name>
							<description>system HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON24</name>
					<description>Memory Configuration Register 24</description>
					<addressOffset>0x0260</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HSSPRA</name>
							<description>system HSSPRA memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON26</name>
					<description>Memory Configuration Register 26</description>
					<addressOffset>0x0268</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HSDPRA</name>
							<description>system HSDPRA memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 4~2: RMA bit 5: WMDA bit 7: LS bit 11~10: WPULSE bit 13~12: RA bit 15~14: WA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON27</name>
					<description>Memory Configuration Register 27</description>
					<addressOffset>0x026C</addressOffset>
					<fields>
						<field>
							<name>SYS_MEM_CFG_HSDPRA</name>
							<description>system HSDPRA memory configuration high bits bit 0: TEST1B bit 1: TEST_RNMB bit 4~2: RMB bit 5: WMDB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON28</name>
					<description>Memory Configuration Register 28</description>
					<addressOffset>0x0270</addressOffset>
					<fields>
						<field>
							<name>VI_MEM_CFG_HDSPRF</name>
							<description>VI subsystem HDSPRF memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS bit 11~10: WPULSE bit 13~12: RA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON29</name>
					<description>Memory Configuration Register 29</description>
					<addressOffset>0x0274</addressOffset>
					<fields>
						<field>
							<name>VI_MEM_CFG_HSDPRF</name>
							<description>VI subsystem HSDPRF memory configuration low bits bit 0: TEST1A bit 1: TEST_RNMA bit 5~2: RMA bit 6: WMDA bit 8: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON30</name>
					<description>Memory Configuration Register 30</description>
					<addressOffset>0x0278</addressOffset>
					<fields>
						<field>
							<name>VI_MEM_CFG_HSDPRF</name>
							<description>VI subsystem HSDPRF memory configuration high bits bit 1: TEST1B bit 5~2: RMB</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMCFG_CON31</name>
					<description>Memory Configuration Register 31</description>
					<addressOffset>0x027C</addressOffset>
					<fields>
						<field>
							<name>VI_MEM_CFG_HSSPRA</name>
							<description>VI subsystem HSSPRA memory configuration bit 0: TEST1 bit 1: TEST_RNM bit 4~2: RM bit 5: WMD bit 7: LS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON1</name>
					<description>System Control Register 1</description>
					<addressOffset>0x0304</addressOffset>
					<fields>
						<field>
							<name>SPDIF0_TXM1_INV_SEL</name>
							<description>Select SPDIF0_TXM1 to IO invert or not</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INVERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DCLK_INV_SEL</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INVERT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISP1_SHUTTER_TRIG</name>
							<description>ISP1 shutter trigger. High valid.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISP1_DISABLE_ISP</name>
							<description>disable ISP1 function. High valid.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISP0_SHUTTER_TRIG</name>
							<description>ISP0 shutter trigger. High valid.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISP0_DISABLE_ISP</name>
							<description>disable ISP0 function. High valid.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDMIRXPHY_SRAM_EXT_LD_DONE</name>
							<description>HDMIRX PHY SRAM external load done This signal asserted by user after any updates to the SRAM have been loaded.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDMIRXPHY_SRAM_BYPASS</name>
							<description>HDMI RXPHY SRAM bypass control when sram bypass control signal asserted, bypasses the SRAM interface. In this case, the adaptation and calibration algorithms are executed from the hard wired values within the Raw PCS. If SRAM is not bypassed, the internal algorithms are first loaded by Raw PCS into the SRAM at which point user can change the contents of the SRAM. The updated SRAM contents are used for the adaptation and calibration routines. This signal is meant to be used only for debugging purposes and must not change after phy_reset is negated.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON2</name>
					<description>System Control Register 2</description>
					<addressOffset>0x0308</addressOffset>
					<fields>
						<field>
							<name>HDMITX1_HPD_INT_MSK</name>
							<description>HDMI TX1 HPD interrupt mask</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Interrupt enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Interrupt disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_HPD_INT_CLR</name>
							<description>A posedge of hdmitx1_hpd_int_clr will clear the HDMI TX1 HPD interrupt.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDMITX0_HPD_INT_MSK</name>
							<description>HDMI TX0 HPD interrupt mask</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Interrupt enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Interrupt disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_HPD_INT_CLR</name>
							<description>A posedge of hdmitx0_hpd_int_clr will clear the HDMI TX0 HPD interrupt.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSIHOST5_SEL</name>
							<description>CSIHOST5 mode select. This bit is valid only in D-PHY split mode.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>D_PHY_LANE_01</name>
									<description>Connect to D-PHY lane 0/1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>D_PHY_LANE_23</name>
									<description>Connect to D-PHY lane 2/3</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIHOST4_SEL</name>
							<description>CSIHOST4 mode select. This bit is valid only in D-PHY split mode.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>D_PHY_LANE_01</name>
									<description>Connect to D-PHY lane 0/1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>D_PHY_LANE_23</name>
									<description>Connect to D-PHY lane 2/3</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIHOST3_SEL</name>
							<description>CSIHOST3 mode select. This bit is valid only in D-PHY split mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>D_PHY_LANE_01</name>
									<description>Connect to D-PHY lane 0/1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>D_PHY_LANE_23</name>
									<description>Connect to D-PHY lane 2/3</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIHOST2_SEL</name>
							<description>CSIHOST2 mode select. This bit is valid only in D-PHY split mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>D_PHY_LANE_01</name>
									<description>Connect to D-PHY lane 0/1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>D_PHY_LANE_23</name>
									<description>Connect to D-PHY lane 2/3</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY1_LANE_SEL</name>
							<description>CSIDPHY 1 pipe clock select. If CSIDPHY works as full mode, set this bit to 0. If CSIDPHY works as split mode, set this bit to 1.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLOCK_LANE_0</name>
									<description>Select clock lane 0 to pipe CSIDPHY data[31:16]</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLOCK_LANE_1</name>
									<description>Select clock lane 1 to pipe CSIDPHY data[31:16]</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY0_LANE_SEL</name>
							<description>CSIDPHY 0 pipe clock select. If CSIDPHY works as full mode, set this bit to 0, If CSIDPHY works as split mode, set this bit to 1.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLOCK_LANE_0</name>
									<description>Select clock lane 0 to pipe CSIDPHY data[31:16]</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLOCK_LANE_1</name>
									<description>Select clock lane 1 to pipe CSIDPHY data[31:16]</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VICAP_DATAPATH</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SINGLE_EDGE_MODE</name>
									<description>Select single edge mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DUAL_EDGE_MODE</name>
									<description>Select dual edge mode</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VICAP_CLK_INV_SEL</name>
							<description>VICAP clock invert select</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert VICAP clock in</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert VICAP clock in</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON3</name>
					<description>System Control Register 3</description>
					<addressOffset>0x030C</addressOffset>
					<fields>
						<field>
							<name>VOP_CLK_DELAY_NUM</name>
							<description>VOP clock delayline length control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VICAP_CLK_DELAY_NUM</name>
							<description>VIP clock delayline length control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON6</name>
					<description>System Control Register 6</description>
					<addressOffset>0x0318</addressOffset>
					<fields>
						<field>
							<name>PCIEPHY_DTB_SEL</name>
							<description>PCIEPHY DTB select</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PCIE0</name>
									<description>Select PCIE0 PHY DTB output to IO</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE1</name>
									<description>Select PCIE1 PHY DTB output to IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FORCE_JTAG</name>
							<description>Force SDMMC IO to JTAG function enable When force_jtag is high , gpio4_d2_sel is 0x1 , gpio4_d3_sel is 0x1, and SDMMC_DETECTN is inactive, switch the SDMMC IO to CPU JTAG function.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HDCP_UART2_EN</name>
							<description>HDCP uart enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>HDCP0</name>
									<description>UART2 IO is used for HDCP 0</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDCP1</name>
									<description>UART2 IO is used for HDCP 1</description>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACDCDIG_SEL</name>
							<description>ACDC path select</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>IO</name>
									<description>I2S3 connect to IO</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DSM_PWM</name>
									<description>I2S3 connect to DSM_PWM</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRX_PHY_GATING_EN</name>
							<description>HDMI RXPHY memory clock gating enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>HDMIRX PHY memory clock auto gating disable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>HDMIRX PHY memory clock auto gating enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S3_TXRXLRCK_SEL</name>
							<description>I2S3 lrck select</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX</name>
									<description>Select i2s3_rx_lrck as lrck</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX</name>
									<description>Select i2s3_tx_lrck as lrck</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S3_SCLK_SEL</name>
							<description>I2S3 sclk select</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX</name>
									<description>Select i2s3_sclk_in_rx as sclk</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX</name>
									<description>Select i2s3_sclk_in_tx as sclk</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S3_MCLK_IOE</name>
							<description>I2S3_MCLK output enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Output enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Output disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S2_SCLK_SEL</name>
							<description>I2S2 sclk select</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX</name>
									<description>Select i2s2_sclk_in_rx as sclk</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX</name>
									<description>Select i2s2_sclk_in_tx as sclk</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S2_MCLK_IOE</name>
							<description>I2S2_MCLK output enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Output enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Output disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S1_MCLK_IOE</name>
							<description>I2S1_MCLK output enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Output enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Output disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2S0_MCLK_IOE</name>
							<description>I2S0_MCLK output enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Output enable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Output disable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON7</name>
					<description>System Control Register 7</description>
					<addressOffset>0x031C</addressOffset>
					<fields>
						<field>
							<name>EDP1_HPD_SEL</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIE_1</name>
									<description>Tie EDP1 hpd to 1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIE_IO</name>
									<description>Connect EDP1 hpd to IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EDP0_HPD_SEL</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIE_1</name>
									<description>Tie EDP0 hpd to 1</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIE_IO</name>
									<description>Connect EDP0 hpd to IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1HPD_IO_SEL</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIE_0</name>
									<description>Tie HDMITX1 hpd to 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIE_IO</name>
									<description>Connect HDMITX1 hpd to IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0HPD_IO_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIE_0</name>
									<description>Tie HDMITX0 hpd to 0</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIE_IO</name>
									<description>Connect HDMITX0 hpd to IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EMMC_RAM_CLKGAT_DISABLE</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GATE</name>
									<description>Gate EMMC memory clock when idle</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALWAYS_ON</name>
									<description>EMMC memory clock is always on</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDIO_RAM_CLKGAT_DISABLE</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GATE</name>
									<description>Gate SDIO memory clock when idle</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALWAYS_ON</name>
									<description>SDIO memory clock is always on</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDMMC_RAM_CLKGAT_DISABLE</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GATE</name>
									<description>Gate SDMMC memory clock when idle</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ALWAYS_ON</name>
									<description>SDMMC memory clock is always on</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS_I_RST_SYNC_BYPASS</name>
							<description>when high, bypass the reset synchronization logic.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRNG_NS_I_CTRL_RESEED</name>
							<description>control the non-secure TRNG to regenerate the random seed.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRNG_NS_I_CTRL_ZEROIZE</name>
							<description>used to clear the state and seed of non-secure TRNG.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GMAC1_RXCLK_DLY_ENA</name>
							<description>RGMII RX clock delayline enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GMAC1_TXCLK_DLY_ENA</name>
							<description>RGMII TX clock delayline enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GMAC0_RXCLK_DLY_ENA</name>
							<description>RGMII RX clock delayline enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GMAC0_TXCLK_DLY_ENA</name>
							<description>RGMII TX clock delayline enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SATA_IO_SEL</name>
							<description>SATA IO select</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SATA0</name>
									<description>Select SATA0 cp_det / mp_switch / cp_pod to IO</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA1</name>
									<description>Select SATA1 cp_det / mp_switch / cp_pod to IO</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA2</name>
									<description>Select SATA2 cp_det / mp_switch / cp_pod to IO</description>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON8</name>
					<description>System Control Register 8</description>
					<addressOffset>0x0320</addressOffset>
					<fields>
						<field>
							<name>GMAC0_CLK_RX_DL_CFG</name>
							<description>GMAC0 RX clock delayline configuration MAC recept clock delay length configuration</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>GMAC0_CLK_TX_DL_CFG</name>
							<description>GMAC0 TX clock delayline configuration MAC transmit clock delay length configuration</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON9</name>
					<description>System Control Register 9</description>
					<addressOffset>0x0324</addressOffset>
					<fields>
						<field>
							<name>GMAC1_CLK_RX_DL_CFG</name>
							<description>GMAC1 RX clock delayline configuration MAC recept clock delay length configuration</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>GMAC1_CLK_TX_DL_CFG</name>
							<description>GMAC1 TX clock delayline configuration MAC transmit clock delay length configuration</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON10</name>
					<description>System Control Register 10</description>
					<addressOffset>0x0328</addressOffset>
					<fields>
						<field>
							<name>HDMI_DEBUG_SEL</name>
							<description>HDMI DEBUG IO select select different debug signals to IO.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MCUJTAG_SEL</name>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PMU_MCU</name>
									<description>JTAG IO select PMU MCU</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDR_MCU</name>
									<description>JTAG IO select DDR MCU</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPU_MCU</name>
									<description>JTAG IO select GPU MCU</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NPU_MCU</name>
									<description>JTAG IO select NPU MCU</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKBYPASS_EMMC</name>
							<description>clock gate bypass</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>Enable clock gate of EMMC</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>Disable clock gate of EMMC</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKSTABLE_EMMC</name>
							<description>card clock stable When asserted it indicates that the card clock is stable. Active State: High</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>STABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDMMC_FIFO_WR_THRESH</name>
							<description>SDMMC BUFFER FIFO threshold control When the space of SDMMC BUFFER FIFO is more than the threshold, SDMMC BUFFER module will send the dma request signal.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>SDMMC_BUF_CLK_INV_SEL</name>
							<description>SDMMC BUFFER clock invert select</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Do not invert SDMMC BUFFER clock output</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INVERT</name>
									<description>Invert SDMMC BUFFER clock output</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDMMC_BUFFER_EN</name>
							<description>SDMMC BUFFER enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>SDMMC BUFFER module disable</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>SDMMC BUFFER module enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDMMC_BUFFER_IO_EN</name>
							<description>SDMMC BUFFER IO select</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SDMMC</name>
									<description>Select SDMMC to SDMMC IO</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_BUFFER</name>
									<description>Select SDMMC BUFFER to SDMMC IO</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON11</name>
					<description>System Control Register 11</description>
					<addressOffset>0x032C</addressOffset>
					<fields>
						<field>
							<name>SDCARD_DECTN_DLY</name>
							<description>Delay counter setting after sdcard plug out. Counted by 24M clock</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON12</name>
					<description>System Control Register 12</description>
					<addressOffset>0x0330</addressOffset>
					<fields>
						<field>
							<name>HDMITX0_HPD_PORT_FROM_FF</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Active the register as the input hpd port</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Inactive the register as the input hpd port</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_HPD_PORT_FROM_TOP</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Active the top level's hpd port as the input hpd port</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Inactive the top level's hpd port as the input hpd port</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_SETDLY_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>Inactive</name>
									<description>Inactive SET_LNUM_MS value</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_SET_LNUM_MS</name>
							<description>The low level count threshold value. For example: 20 means low level stable 20ms.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_CON13</name>
					<description>System Control Register 13</description>
					<addressOffset>0x0334</addressOffset>
					<fields>
						<field>
							<name>HDMITX1_HPD_PORT_FROM_FF</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Active the register as the input hpd port</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Inactive the register as the input hpd port</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_HPD_PORT_FROM_TOP</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Active the top level's hpd port as the input hpd port</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Inactive the top level's hpd port as the input hpd port</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_SETDLY_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Inactive SET_LNUM_MS value Others not</description>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_SET_LNUM_MS</name>
							<description>The low level count threshold value. For example: 20 means low level stable 20ms.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_STATUS0</name>
					<description>System Status Register 0</description>
					<addressOffset>0x0380</addressOffset>
					<fields>
						<field>
							<name>GIC_SAMPLE_ACK</name>
							<description>Used with gic_sample_req. This 4-phase handshake provides a mechanism to snapshot the PMU counters and has the same effects as writting to the GICP_CAPR register.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_NS_EN_STATUS</name>
							<description>TIMER_NS enable status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_STATUS1</name>
					<description>System Status Register 1</description>
					<addressOffset>0x0384</addressOffset>
					<fields>
						<field>
							<name>HDMITX1_LOW_MORETHAN100MS</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Low more than 100 ms (Internal signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Low more than 100 ms (Internal signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_PORT_LEVEL</name>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>HPD_PORT_LEVEL (Internal signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>HPD_PORT_LEVEL (Internal signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_IHPD_PORT</name>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>IHPD_PORT (Input signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>IHPD_PORT (Input signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_OHPD_INT</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Ohpd_int (Output signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Ohpd_int (Output signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_LEVEL_INT</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Level Interrupt signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Level Interrupt signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX1_INT_CHANGE_CNT</name>
							<description>Store the interrupt change times.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>HDMITX0_LOW_MORETHAN100MS</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Low more than 100 ms (Internal signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Low more than 100 ms (Internal signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_PORT_LEVEL</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>HPD_PORT_LEVEL (Internal signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>HPD_PORT_LEVEL (Internal signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_IHPD_PORT</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>IHPD_PORT (Input signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>IHPD_PORT (Input signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_OHPD_INT</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Ohpd_int (Output signal of the HPD module) signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Ohpd_int (Output signal of the HPD module) signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_LEVEL_INT</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOW_LEVEL</name>
									<description>Level Interrupt signal is low level</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HIGH_LEVEL</name>
									<description>Level Interrupt signal is high level</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMITX0_INT_CHANGE_CNT</name>
							<description>Store the interrupt change times.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ISP1_SHUTTER_OPEN</name>
							<description>ISP1 shutter open High valid.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISP0_SHUTTER_OPEN</name>
							<description>ISP0 shutter open High valid</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_SRAM_INIT_DONE</name>
							<description>HDMIRX PHY SRAM initialization done status The bit indicates that the SRAM has been initialized by the boot loader in the Raw PCS.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_SECURE</name>
							<description>Non-Secure TRNG status Secure mode output, high valid.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_REMINDER</name>
							<description>Non-Secure TRNG status Reseed reminder output, high pulse valid.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_RESEEDING</name>
							<description>Non-Secure TRNG status Reseeding activity output, high valid.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_SEEDED</name>
							<description>Non-Secure TRNG status (Re)Seeding completion output, high valid.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_RAND_BIT</name>
							<description>Non-Secure TRNG status Serial random bit output.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TRNG_NS_O_CTRL_RAND_VLD</name>
							<description>Non-Secure TRNG status Serial random bit valid output, high valid.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DFI_SCRAMBLE_READY</name>
							<description>DFI scramble key is ready, high valid.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_STATUS2</name>
					<description>System Status Register 2</description>
					<addressOffset>0x0388</addressOffset>
					<fields>
						<field>
							<name>RKVENC1_IDLE_ENC_CORE</name>
							<description>RKVENC1 idle status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RKVENC1_IDLE_ENC_AXI</name>
							<description>RKVENC1 idle status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RKVENC1_IDLE_ENC_AHB</name>
							<description>RKVENC1 idle status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RKVENC0_IDLE_ENC_CORE</name>
							<description>RKVENC0 idle status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RKVENC0_IDLE_ENC_AXI</name>
							<description>RKVENC0 idle status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RKVENC0_IDLE_ENC_AHB</name>
							<description>RKVENC0 idle status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_STATUS3</name>
					<description>System Status Register 3</description>
					<addressOffset>0x038C</addressOffset>
					<fields>
						<field>
							<name>OSC_CHK_RST_REQ</name>
							<description>OSC frequency check error</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CRC_CHK_RST_REQ_SGRF</name>
							<description>SGRF in pd_bus crc check error</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CRC_CHK_RST_REQ_DSUSGRF</name>
							<description>SGRF in pd_core crc check error</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CRC_CHK_RST_REQ_PMUSGRF</name>
							<description>SGRF in pd_pmu crc check error</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CPU_WFI</name>
							<description>CPU WFI status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CPU_WFE</name>
							<description>CPU WFE status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>OTP_KEY08</name>
					<description>OTP Status Register 8</description>
					<addressOffset>0x0500</addressOffset>
					<fields>
						<field>
							<name>KEY08</name>
							<description>The value of OTP address 0x8</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTP_KEY0D</name>
					<description>OTP Status Register 13</description>
					<addressOffset>0x0504</addressOffset>
					<fields>
						<field>
							<name>KEY0D</name>
							<description>The value of OTP address 0xd</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>OTP_KEY0E</name>
					<description>OTP Status Register 14</description>
					<addressOffset>0x0508</addressOffset>
					<fields>
						<field>
							<name>KEY0E</name>
							<description>The value of OTP address 0xe</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CHIP_ID</name>
					<description>Chip ID Register</description>
					<addressOffset>0x0600</addressOffset>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_BUS</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5F8000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO0B_IOMUX_SEL_H</name>
					<description>GPIO0B IOMUX Select High bits</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI0_CS1_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN0_TX_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_PERSTN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C1_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_WAKEN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C1_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_CLKREQN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_IOMUX_SEL_L</name>
					<description>GPIO0C IOMUX Select Low bits</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>GPIO0C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI0_MOSI_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN0_RX_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_CLKREQN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_IOMUX_SEL_H</name>
					<description>GPIO0C IOMUX Select High bits</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI0_MISO_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RTSN_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM6_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_WAKEN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI0_CLK_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM5_M1</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_CLKREQN_M0</name>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA_CP_POD</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C4_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP1_HPDIN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM4_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_PERSTN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C4_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP0_HPDIN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_WAKEN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_IOMUX_SEL_L</name>
					<description>GPIO0D IOMUX Select Low bits</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>GPIO0D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI3_CLK_M2</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI3_MOSI_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SCL_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_WAKEN_M0</name>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_CEC_M1</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI0_CS0_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SDA_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_CLKREQN_M0</name>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_CEC_M1</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI3_MISO_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_CTSN_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM7_IR_M0</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_PERSTN_M0</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_IOMUX_SEL_H</name>
					<description>GPIO0D IOMUX Select High bits</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>GPIO0D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI3_CS1_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN2_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SCL_M1</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA_MP_SWITCH</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI3_CS0_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN2_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SDA_M1</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_PERSTN_M0</name>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA_CPDET</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_IOMUX_SEL_L</name>
					<description>GPIO1A IOMUX Select Low bits</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GPIO1A3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SDA_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CS0_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM1_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VOP_POST_EMPTY</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CLK_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM0_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_WAKEN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP1_HPDIN_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA1_ACT_LED_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MOSI_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_CLKREQN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP0_HPDIN_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG6</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MISO_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_IOMUX_SEL_H</name>
					<description>GPIO1A IOMUX Select High bits</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>GPIO1A7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI0_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_PERSTN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG0</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS0_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM3_IR_M3</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_HPD_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CLK_M0</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_HPD_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MOSI_M0</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SCL_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MISO_M0</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_IOMUX_SEL_L</name>
					<description>GPIO1B IOMUX Select Low bits</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GPIO1B3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_CLK1_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_WAKEN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA0_ACT_LED_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG4</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CLK_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI3_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_PERSTN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG3</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MOSI_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI2_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_WAKEN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG2</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MISO_M2</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI1_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_CLKREQN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG1</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS1_M0</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_IOMUX_SEL_H</name>
					<description>GPIO1B IOMUX Select High bits</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GPIO1B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA2_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPDIF1_TX_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_PERSTN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_CEC_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA2_ACT_LED_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM13_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA1_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPDIF0_TX_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_WAKEN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_HPDOUT_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_CLKREQN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS1_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_CLK0_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_PERSTN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_DEBUG5</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS0_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_IOMUX_SEL_L</name>
					<description>GPIO1C IOMUX Select Low bits</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GPIO1C3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CS0_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_CTSN</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM7_IR_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_MCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CLK_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_RTSN</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM3_IR_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MOSI_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MISO_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_IOMUX_SEL_H</name>
					<description>GPIO1C IOMUX Select High bits</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>GPIO1C7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDO0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_CTSN</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_CLK0_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM15_IR_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_LRCK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_RTSN</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_CLK1_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30PHY_DTB0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CS1_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM11_IR_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_IOMUX_SEL_L</name>
					<description>GPIO1D IOMUX Select Low bits</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>GPIO1D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDI1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI3_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS0_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM1_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDO3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDI2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI2_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CLK_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM0_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDO2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDI3</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI1_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30PHY_DTB1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MOSI_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDO1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MISO_M2</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_IOMUX_SEL_H</name>
					<description>GPIO1D IOMUX Select High bits</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>GPIO1D7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA4_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_CLKREQN_M3</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SDA_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM15_IR_M3</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA3_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SCL_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM14_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI0_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS1_M2</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S0_SDI0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_IOMUX_SEL_L</name>
					<description>GPIO2A IOMUX Select Low bits</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>GPIO2A3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_RSTN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_DATA_STROBE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_CLKOUT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_CMD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_IOMUX_SEL_H</name>
					<description>GPIO2A IOMUX Select High bits</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>GPIO2A7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXD3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D1_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D1_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXD2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D0_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D0_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_IOMUX_SEL_L</name>
					<description>GPIO2B IOMUX Select Low bits</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>GPIO2B3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_CLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CLK_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXD3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_CMD_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXD2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D3_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D3_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D2_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D2_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART6_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_IOMUX_SEL_H</name>
					<description>GPIO2B IOMUX Select High bits</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>GPIO2B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXD1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SCLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXD0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_MCLK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_PPSTRING</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS1N_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SCL_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_PTP_REFCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS0N_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SDA_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_IOMUX_SEL_L</name>
					<description>GPIO2C IOMUX Select Low bits</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>GPIO2C3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ETH0_REFCLKO_25M</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SDI_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS0_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXD1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MOSI_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXD0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MISO_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXEN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_LRCK_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CLK_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C2_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART1_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_IOMUX_SEL_H</name>
					<description>GPIO2C IOMUX Select High bits</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>GPIO2C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK32K_OUT1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_PPSCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEST_CLKOUT_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_CEC_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS1_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_IOMUX_SEL_L</name>
					<description>GPIO2D IOMUX Select Low bits</description>
					<addressOffset>0x0058</addressOffset>
					<fields>
						<field>
							<name>GPIO2D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D3_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D2_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D1_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D0_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_IOMUX_SEL_H</name>
					<description>GPIO2D IOMUX Select High bits</description>
					<addressOffset>0x005C</addressOffset>
					<fields>
						<field>
							<name>GPIO2D7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D7</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS1N_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D6</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS0N_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D5</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EMMC_D4</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_IOMUX_SEL_L</name>
					<description>GPIO3A IOMUX Select Low bits</description>
					<addressOffset>0x0060</addressOffset>
					<fields>
						<field>
							<name>GPIO3A3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXD3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D3_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_SDO</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AUDDSM_RN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D3_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CS0_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXD2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D2_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_LRCK</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AUDDSM_LP</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D2_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CLK_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXD3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D1_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_SCLK</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AUDDSM_LN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D1_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MOSI_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM11_IR_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXD2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_D0_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_MCLK</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_D0_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_MISO_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM10_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_IOMUX_SEL_H</name>
					<description>GPIO3A IOMUX Select High bits</description>
					<addressOffset>0x0064</addressOffset>
					<fields>
						<field>
							<name>GPIO3A7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXD0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA2_CLK_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM8_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ETH1_REFCLKO_25M</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA1_CLK_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_CLK_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA0_CLK_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CLK_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C4_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDIO_CMD_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S3_SDI</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AUDDSM_RP</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI4_CS1_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_IOMUX_SEL_L</name>
					<description>GPIO3B IOMUX Select Low bits</description>
					<addressOffset>0x0068</addressOffset>
					<fields>
						<field>
							<name>GPIO3B3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXD0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SDO_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_RTSN</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXER</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SDI_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM3_IR_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXDV_CRS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA4_CLK_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM2_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_RXD1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA3_CLK_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM9_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_IOMUX_SEL_H</name>
					<description>GPIO3B IOMUX Select High bits</description>
					<addressOffset>0x006C</addressOffset>
					<fields>
						<field>
							<name>GPIO3B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_PTP_REF_CLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_HPD_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MOSI_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_MCLKINOUT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_LRCK_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN1_TX_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM13_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXEN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SCLK_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN1_RX_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM12_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_TXD1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_MCLK_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_CTSN</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_IOMUX_SEL_L</name>
					<description>GPIO3C IOMUX Select Low bits</description>
					<addressOffset>0x0070</addressOffset>
					<fields>
						<field>
							<name>GPIO3C3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_MDIO</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_TE1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS1_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM15_IR_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_MDC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_TE0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CS0_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM14_M0</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_PPSCLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_BUTTON_RSTN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_CLK_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC1_PPSTRIG</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI1_MISO_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_IOMUX_SEL_H</name>
					<description>GPIO3C IOMUX Select High bits</description>
					<addressOffset>0x0074</addressOffset>
					<fields>
						<field>
							<name>GPIO3C7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D11</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_CLKREQN_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SCL_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MOSI_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D10</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_PERSTN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SCL_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MISO_M3</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D9</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS1N_M2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_WAKEN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_SDA_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS1_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN2_TX_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D8</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSPI_CS0N_M2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_CLKREQN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX1_CEC_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS0_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN2_RX_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_IOMUX_SEL_L</name>
					<description>GPIO3D IOMUX Select Low bits</description>
					<addressOffset>0x0078</addressOffset>
					<fields>
						<field>
							<name>GPIO3D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D15</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_WAKEN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SDA_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CLK_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_CTSN_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM10_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D14</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_CLKREQN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_SCL_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MOSI_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RTSN_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D13</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_PERSTN_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_CEC_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MISO_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM9_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D12</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_WAKEN_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SDA_M2</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CLK_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART4_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM8_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_IOMUX_SEL_H</name>
					<description>GPIO3D IOMUX Select High bits</description>
					<addressOffset>0x007C</addressOffset>
					<fields>
						<field>
							<name>GPIO3D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_BUTTON_RSTN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP1_HPDIN_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCU_JTAG_TMS_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS1_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM11_IR_M3</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_HPD_M1</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_PERSTN_M2</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_HPDOUT_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCU_JTAG_TCK_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS0_M3</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_IOMUX_SEL_L</name>
					<description>GPIO4A IOMUX Select Low bits</description>
					<addressOffset>0x0080</addressOffset>
					<fields>
						<field>
							<name>GPIO4A3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D3</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_CLKREQN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH0_DTB3</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_LRCK_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_PERSTN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH0_DTB2</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CLK_M1</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SCLK_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_WAKEN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH0_DTB1</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MOSI_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_CTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_MCLK_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_CLKREQN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH0_DTB0</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_MISO_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RTSN_M1</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_IOMUX_SEL_H</name>
					<description>GPIO4A IOMUX Select High bits</description>
					<addressOffset>0x0084</addressOffset>
					<fields>
						<field>
							<name>GPIO4A7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D7</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D7</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI2_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_WAKEN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH1_DTB3</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS0_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D6</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D6</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI1_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_CLKREQN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH1_DTB2</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CLK_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D5</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D5</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI0_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_PERSTN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH1_DTB1</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MOSI_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SDA_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART3_TX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_D4</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D4</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_WAKEN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH1_DTB0</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MISO_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SCL_M2</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_RX_M2</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_IOMUX_SEL_L</name>
					<description>GPIO4B IOMUX Select Low bits</description>
					<addressOffset>0x0088</addressOffset>
					<fields>
						<field>
							<name>GPIO4B3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_VSYNC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D9</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO2_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_BUTTON_RSTN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH2_DTB3</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM15_IR_M1</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN1_TX_M1</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_HREF</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D8</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO1_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_1_BUTTON_RSTN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH2_DTB2</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS0_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM14_M1</name>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN1_RX_M1</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MIPI_CAMERA0_CLK_M0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPDIF1_TX_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO0_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X1_0_BUTTON_RSTN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA2_ACT_LED_M0</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH2_DTB1</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI0_CS1_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_CLKIN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_CLKOUT</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI3_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X2_PERSTN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH2_DTB0</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS1_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C6_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART8_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_IOMUX_SEL_H</name>
					<description>GPIO4B IOMUX Select High bits</description>
					<addressOffset>0x008C</addressOffset>
					<fields>
						<field>
							<name>GPIO4B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D13</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_CLKREQN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SCL_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH3_DTB3</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CLK_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D12</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_PERSTN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_HPDOUT_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA0_ACT_LED_M0</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH3_DTB2</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MOSI_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C5_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM13_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D11</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_WAKEN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_RX_CEC_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SATA1_ACT_LED_M0</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH3_DTB1</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MISO_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM12_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CIF_CLKOUT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D10</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO3_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE30X4_CLKREQN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DP0_HPDIN_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPDIF0_TX_M1</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDRPHYCH3_DTB0</name>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM11_IR_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_IOMUX_SEL_L</name>
					<description>GPIO4C IOMUX Select Low bits</description>
					<addressOffset>0x0090</addressOffset>
					<fields>
						<field>
							<name>GPIO4C3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_MCLKINOUT</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S2_SDO_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS1_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM4_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_RXDV_CRS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS0_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM2_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D15</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPDIF1_TX_M2</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_PERSTN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_CEC_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS1_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SDA_M3</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM6_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BT1120_D14</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PCIE20X1_2_WAKEN_M1</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HDMI_TX0_SDA_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CS0_M1</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SCL_M3</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_IOMUX_SEL_H</name>
					<description>GPIO4C IOMUX Select High bits</description>
					<addressOffset>0x0094</addressOffset>
					<fields>
						<field>
							<name>GPIO4C6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_TXER</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_CLK_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART7_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM7_IR_M3</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_MDIO</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MOSI_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SCL_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM6_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GMAC0_MDC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI3_MISO_M0</name>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C7_SDA_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART9_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM5_M2</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_IOMUX_SEL_L</name>
					<description>GPIO4D IOMUX Select Low bits</description>
					<addressOffset>0x0098</addressOffset>
					<fields>
						<field>
							<name>GPIO4D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_D3</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI0_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TMS_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SDA_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_RTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM10_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_D2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI1_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TCK_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C8_SCL_M0</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_CTSN_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_D1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI2_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TMS_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SDA_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_RX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM9_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_D0</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_SDI3_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TCK_M1</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C3_SCL_M4</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART2_TX_M1</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM8_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_IOMUX_SEL_H</name>
					<description>GPIO4D IOMUX Select High bits</description>
					<addressOffset>0x009C</addressOffset>
					<fields>
						<field>
							<name>GPIO4D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_CLK</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_CLK0_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEST_CLKOUT_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCU_JTAG_TMS_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN0_RX_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_TX_M0</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_CMD</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM1_CLK1_M0</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MCU_JTAG_TCK_M0</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CAN0_TX_M1</name>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART5_RX_M0</name>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM7_IR_M1</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_EMMC</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5FD000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO2A_DS_L</name>
					<description>GPIO2A Driver Strength Control Low bits</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>gpio2a3_ds</name>
							<description>GPIO2A3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_DS</name>
							<description>GPIO2A2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_DS</name>
							<description>GPIO2A1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_DS</name>
							<description>GPIO2A0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_DS_L</name>
					<description>GPIO2D Driver Strength Control Low bits</description>
					<addressOffset>0x0058</addressOffset>
					<fields>
						<field>
							<name>GPIO2D3_DS</name>
							<description>GPIO2D3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_DS</name>
							<description>GPIO2D2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_DS</name>
							<description>GPIO2D1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_DS</name>
							<description>GPIO2D0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_DS_H</name>
					<description>GPIO2D Driver Strength Control High bits</description>
					<addressOffset>0x005C</addressOffset>
					<fields>
						<field>
							<name>GPIO2D7_DS</name>
							<description>GPIO2D7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_DS</name>
							<description>GPIO2D6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_DS</name>
							<description>GPIO2D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_DS</name>
							<description>GPIO2D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_P</name>
					<description>GPIO2A Pull-up/down Control</description>
					<addressOffset>0x0120</addressOffset>
					<fields>
						<field>
							<name>GPIO2A3_PS</name>
							<description>GPIO2A3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A3_PE</name>
							<description>GPIO2A3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_PS</name>
							<description>GPIO2A2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_PE</name>
							<description>GPIO2A2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_PS</name>
							<description>GPIO2A1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_PE</name>
							<description>GPIO2A1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_PS</name>
							<description>GPIO2A0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_PE</name>
							<description>GPIO2A0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_P</name>
					<description>GPIO2D Pull-up/down Control</description>
					<addressOffset>0x012C</addressOffset>
					<fields>
						<field>
							<name>GPIO2D7_PS</name>
							<description>GPIO2D7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D7_PE</name>
							<description>GPIO2D7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_PS</name>
							<description>GPIO2D6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_PE</name>
							<description>GPIO2D6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_PS</name>
							<description>GPIO2D5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_PE</name>
							<description>GPIO2D5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_PS</name>
							<description>GPIO2D4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_PE</name>
							<description>GPIO2D4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D3_PS</name>
							<description>GPIO2D3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D3_PE</name>
							<description>GPIO2D3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_PS</name>
							<description>GPIO2D2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_PE</name>
							<description>GPIO2D2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_PS</name>
							<description>GPIO2D1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_PE</name>
							<description>GPIO2D1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_PS</name>
							<description>GPIO2D0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_PE</name>
							<description>GPIO2D0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_IE</name>
					<description>GPIO2A Input Enable Control</description>
					<addressOffset>0x0190</addressOffset>
					<fields>
						<field>
							<name>GPIO2A3_IE</name>
							<description>GPIO2A3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_IE</name>
							<description>GPIO2A2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_IE</name>
							<description>GPIO2A1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_IE</name>
							<description>GPIO2A0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_IE</name>
					<description>GPIO2D Input Enable Control</description>
					<addressOffset>0x019C</addressOffset>
					<fields>
						<field>
							<name>GPIO2D7_IE</name>
							<description>GPIO2D7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_IE</name>
							<description>GPIO2D6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_IE</name>
							<description>GPIO2D5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_IE</name>
							<description>GPIO2D4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D3_IE</name>
							<description>GPIO2D3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_IE</name>
							<description>GPIO2D2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_IE</name>
							<description>GPIO2D1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_IE</name>
							<description>GPIO2D0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_SMT</name>
					<description>GPIO2A Schmitt Trigger Control</description>
					<addressOffset>0x0220</addressOffset>
					<fields>
						<field>
							<name>GPIO2A3_SMT</name>
							<description>GPIO2A3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A2_SMT</name>
							<description>GPIO2A2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A1_SMT</name>
							<description>GPIO2A1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A0_SMT</name>
							<description>GPIO2A0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2D_SMT</name>
					<description>GPIO2D Schmitt Trigger Control</description>
					<addressOffset>0x022C</addressOffset>
					<fields>
						<field>
							<name>GPIO2D7_SMT</name>
							<description>GPIO2D7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D6_SMT</name>
							<description>GPIO2D6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D5_SMT</name>
							<description>GPIO2D5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D4_SMT</name>
							<description>GPIO2D4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D3_SMT</name>
							<description>GPIO2D3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D2_SMT</name>
							<description>GPIO2D2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D1_SMT</name>
							<description>GPIO2D1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2D0_SMT</name>
							<description>GPIO2D0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PDIS</name>
					<description>Auto Pull-up/down disable Control</description>
					<addressOffset>0x0290</addressOffset>
					<fields>
						<field>
							<name>EMMCIO_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO6 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_PMU1</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5F0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO0A_IOMUX_SEL_L</name>
					<description>GPIO0A IOMUX Select Low bits</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>GPIO0A3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP2</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TSADC_SHUT_M1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TSADC_SHUT_ORG</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TSADC_SHUT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>REFCLK_OUT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_IOMUX_SEL_H</name>
					<description>GPIO0A IOMUX Select High bits</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_INT_L</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MOSI_M2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SDA_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CLK_M2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_PWREN</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMU_DEBUG</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDMMC_DET</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_IOMUX_SEL_L</name>
					<description>GPIO0B IOMUX Select Low bits</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_MISO_M2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SCL_M0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK32K_IN</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK32K_OUT0</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS0_M2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SDA_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM5_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_TX_M1</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI2_CS1_M2</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C1_SCL_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_RX_M1</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_DS_L</name>
					<description>GPIO0A Driver Strength Control Low bits</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>GPIO0A3_DS</name>
							<description>GPIO0A3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_DS</name>
							<description>GPIO0A2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_DS</name>
							<description>GPIO0A1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_DS</name>
							<description>GPIO0A0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_DS_H</name>
					<description>GPIO0A Driver Strength Control High bits</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_DS</name>
							<description>GPIO0A7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_DS</name>
							<description>GPIO0A6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_DS</name>
							<description>GPIO0A5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_DS</name>
							<description>GPIO0A4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_DS_L</name>
					<description>GPIO0B Driver Strength Control Low bits</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_DS</name>
							<description>GPIO0B3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_DS</name>
							<description>GPIO0B2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_DS</name>
							<description>GPIO0B1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_DS</name>
							<description>GPIO0B0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_P</name>
					<description>GPIO0A Pull-up/down Control</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_PS</name>
							<description>GPIO0A7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A7_PE</name>
							<description>GPIO0A7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_PS</name>
							<description>GPIO0A6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_PE</name>
							<description>GPIO0A6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_PS</name>
							<description>GPIO0A5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_PE</name>
							<description>GPIO0A5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_PS</name>
							<description>GPIO0A4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_PE</name>
							<description>GPIO0A4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A3_PS</name>
							<description>GPIO0A3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A3_PE</name>
							<description>GPIO0A3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_PS</name>
							<description>GPIO0A2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_PE</name>
							<description>GPIO0A2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_PS</name>
							<description>GPIO0A1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_PE</name>
							<description>GPIO0A1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_PS</name>
							<description>GPIO0A0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_PE</name>
							<description>GPIO0A0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_P</name>
					<description>GPIO0B Pull-up/down Control</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_PS</name>
							<description>GPIO0B3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B3_PE</name>
							<description>GPIO0B3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_PS</name>
							<description>GPIO0B2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_PE</name>
							<description>GPIO0B2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_PS</name>
							<description>GPIO0B1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_PE</name>
							<description>GPIO0B1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_PS</name>
							<description>GPIO0B0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_PE</name>
							<description>GPIO0B0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_IE</name>
					<description>GPIO0A Input Enable Control</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_IE</name>
							<description>GPIO0A7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_IE</name>
							<description>GPIO0A6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_IE</name>
							<description>GPIO0A5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_IE</name>
							<description>GPIO0A4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A3_IE</name>
							<description>GPIO0A3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_IE</name>
							<description>GPIO0A2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_IE</name>
							<description>GPIO0A1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_IE</name>
							<description>GPIO0A0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_IE</name>
					<description>GPIO0B Input Enable Control</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_IE</name>
							<description>GPIO0B3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_IE</name>
							<description>GPIO0B2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_IE</name>
							<description>GPIO0B1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_IE</name>
							<description>GPIO0B0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_SMT</name>
					<description>GPIO0A Schmitt Trigger Control</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_SMT</name>
							<description>GPIO0A7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_SMT</name>
							<description>GPIO0A6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_SMT</name>
							<description>GPIO0A5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_SMT</name>
							<description>GPIO0A4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A3_SMT</name>
							<description>GPIO0A3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_SMT</name>
							<description>GPIO0A2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_SMT</name>
							<description>GPIO0A1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_SMT</name>
							<description>GPIO0A0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_SMT</name>
					<description>GPIO0B Schmitt Trigger Control</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_SMT</name>
							<description>GPIO0B3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_SMT</name>
							<description>GPIO0B2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_SMT</name>
							<description>GPIO0B1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_SMT</name>
							<description>GPIO0B0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0A_PDIS</name>
					<description>GPIO0A Auto Pull-up/down disable Control</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>GPIO0A7_PULL_DIS</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A7 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A6_PULL_DIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A6 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A5_PULL_DIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A5 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A4_PULL_DIS</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A4 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A3_PULL_DIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A3 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A2_PULL_DIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A2 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A1_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A1 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0A0_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0A0 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_PDIS</name>
					<description>GPIO0B Auto Pull-up/down disable Control</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>GPIO0B3_PULL_DIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B3 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B2_PULL_DIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B2 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B1_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B1 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B0_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B0 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>XIN_CON</name>
					<description>OSC control Register</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>XIN_OSC_SF</name>
							<description>XIN OSC frequency pin selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>1MHz_12MHz</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>26_1MHz_36MHz</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>12_1MHz_26MHz</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>36_1MHz_52MHz</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XIN_OSC_EN</name>
							<description>XIN OSC enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_PMU2</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5F4000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x4000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO0B_IOMUX_SEL_H</name>
					<description>GPIO0B IOMUX Select High bits</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_LRCK_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM0_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0B_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0B_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SCLK_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TMS_M2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0B_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0B_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_MCLK_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JTAG_TCK_M2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0B_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0B_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_IOMUX_SEL_L</name>
					<description>GPIO0C IOMUX Select Low bits</description>
					<addressOffset>0x0004</addressOffset>
					<fields>
						<field>
							<name>GPIO0C3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP5</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP4</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP3</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_CLK0_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM1_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0C_IOMUX_SEL_L</name>
									<description>Refer to BUS_IOC.GPIO0C_IOMUX_SEL_L</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_IOMUX_SEL_H</name>
					<description>GPIO0C IOMUX Select High bits</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI2_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI0_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0C_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0C_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI1_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NPU_AVS</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_RTSN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0C_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0C_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI0_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPU_AVS</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_TX_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0C_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0C_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_CLK1_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM2_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_RX_M0</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0C_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0C_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_IOMUX_SEL_L</name>
					<description>GPIO0D IOMUX Select Low bits</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>GPIO0D3_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LITCPU_AVS</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_L</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_L</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO1_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SDA_M2</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_L</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_L</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO0_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPU_BIG0_AVS</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C0_SCL_M2</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART0_CTSN</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_L</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_L</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDI3_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI1_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_L</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_L</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_IOMUX_SEL_H</name>
					<description>GPIO0D IOMUX Select High bits</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PMIC_SLEEP6</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI3_M1</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO3_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPU_BIG1_AVS</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2S1_SDO2_M1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PDM0_SDI2_M1</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWM3_IR_M0</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_IOC_GPIO0D_IOMUX_SEL_H</name>
									<description>Refer to BUS_IOC.GPIO0D_IOMUX_SEL_H</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_DS_H</name>
					<description>GPIO0B Driver Strength Control High bits</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_DS</name>
							<description>GPIO0B7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_DS</name>
							<description>GPIO0B6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_DS</name>
							<description>GPIO0B5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_DS_L</name>
					<description>GPIO0C Driver Strength Control Low bits</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>GPIO0C3_DS</name>
							<description>GPIO0C3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_DS</name>
							<description>GPIO0C2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_DS</name>
							<description>GPIO0C1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_DS</name>
							<description>GPIO0C0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_DS_H</name>
					<description>GPIO0C Driver Strength Control High bits</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_DS</name>
							<description>GPIO0C7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_DS</name>
							<description>GPIO0C6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_DS</name>
							<description>GPIO0C5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_DS</name>
							<description>GPIO0C4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_DS_L</name>
					<description>GPIO0D Driver Strength Control Low bits</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GPIO0D3_DS</name>
							<description>GPIO0D3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_DS</name>
							<description>GPIO0D2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_DS</name>
							<description>GPIO0D1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_DS</name>
							<description>GPIO0D0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_DS_H</name>
					<description>GPIO0D Driver Strength Control High bits</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_DS</name>
							<description>GPIO0D6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_DS</name>
							<description>GPIO0D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_DS</name>
							<description>GPIO0D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_P</name>
					<description>GPIO0B Pull-up/down Control</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_PS</name>
							<description>GPIO0B7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B7_PE</name>
							<description>GPIO0B7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_PS</name>
							<description>GPIO0B6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_PE</name>
							<description>GPIO0B6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_PS</name>
							<description>GPIO0B5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_PE</name>
							<description>GPIO0B5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_P</name>
					<description>GPIO0C Pull-up/down Control</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_PS</name>
							<description>GPIO0C7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C7_PE</name>
							<description>GPIO0C7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_PS</name>
							<description>GPIO0C6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_PE</name>
							<description>GPIO0C6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_PS</name>
							<description>GPIO0C5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_PE</name>
							<description>GPIO0C5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_PS</name>
							<description>GPIO0C4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_PE</name>
							<description>GPIO0C4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C3_PS</name>
							<description>GPIO0C3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C3_PE</name>
							<description>GPIO0C3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_PS</name>
							<description>GPIO0C2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_PE</name>
							<description>GPIO0C2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_PS</name>
							<description>GPIO0C1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_PE</name>
							<description>GPIO0C1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_PS</name>
							<description>GPIO0C0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_PE</name>
							<description>GPIO0C0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_P</name>
					<description>GPIO0D Pull-up/down Control</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_PS</name>
							<description>GPIO0D6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D6_PE</name>
							<description>GPIO0D6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_PS</name>
							<description>GPIO0D5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_PE</name>
							<description>GPIO0D5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_PS</name>
							<description>GPIO0D4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_PE</name>
							<description>GPIO0D4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D3_PS</name>
							<description>GPIO0D3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D3_PE</name>
							<description>GPIO0D3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_PS</name>
							<description>GPIO0D2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_PE</name>
							<description>GPIO0D2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_PS</name>
							<description>GPIO0D1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_PE</name>
							<description>GPIO0D1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_PS</name>
							<description>GPIO0D0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_PE</name>
							<description>GPIO0D0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_IE</name>
					<description>GPIO0B Input Enable Control</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_IE</name>
							<description>GPIO0B7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_IE</name>
							<description>GPIO0B6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_IE</name>
							<description>GPIO0B5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_IE</name>
					<description>GPIO0C Input Enable Control</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_IE</name>
							<description>GPIO0C7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_IE</name>
							<description>GPIO0C6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_IE</name>
							<description>GPIO0C5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_IE</name>
							<description>GPIO0C4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C3_IE</name>
							<description>GPIO0C3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_IE</name>
							<description>GPIO0C2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_IE</name>
							<description>GPIO0C1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_IE</name>
							<description>GPIO0C0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_IE</name>
					<description>GPIO0D Input Enable Control</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_IE</name>
							<description>GPIO0D6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_IE</name>
							<description>GPIO0D5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_IE</name>
							<description>GPIO0D4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D3_IE</name>
							<description>GPIO0D3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_IE</name>
							<description>GPIO0D2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_IE</name>
							<description>GPIO0D1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_IE</name>
							<description>GPIO0D0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_SMT</name>
					<description>GPIO0B Schmitt Trigger Control</description>
					<addressOffset>0x0040</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_SMT</name>
							<description>GPIO0B7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_SMT</name>
							<description>GPIO0B6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_SMT</name>
							<description>GPIO0B5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_SMT</name>
					<description>GPIO0C Schmitt Trigger Control</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_SMT</name>
							<description>GPIO0C7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_SMT</name>
							<description>GPIO0C6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_SMT</name>
							<description>GPIO0C5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_SMT</name>
							<description>GPIO0C4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C3_SMT</name>
							<description>GPIO0C3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_SMT</name>
							<description>GPIO0C2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_SMT</name>
							<description>GPIO0C1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_SMT</name>
							<description>GPIO0C0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_SMT</name>
					<description>GPIO0D Schmitt Trigger Control</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_SMT</name>
							<description>GPIO0D6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_SMT</name>
							<description>GPIO0D5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_SMT</name>
							<description>GPIO0D4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D3_SMT</name>
							<description>GPIO0D3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_SMT</name>
							<description>GPIO0D2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_SMT</name>
							<description>GPIO0D1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_SMT</name>
							<description>GPIO0D0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0B_PDIS</name>
					<description>GPIO0B Auto Pull-up/down disable Control</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>GPIO0B7_PULL_DIS</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B7 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B6_PULL_DIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B6 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0B5_PULL_DIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0B5 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0C_PDIS</name>
					<description>GPIO0C Auto Pull-up/down disable Control</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>GPIO0C7_PULL_DIS</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C7 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C6_PULL_DIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C6 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C5_PULL_DIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C5 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C4_PULL_DIS</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C4 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C3_PULL_DIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C3 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C2_PULL_DIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C2 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C1_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C1 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0C0_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0C0 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO0D_PDIS</name>
					<description>GPIO0D Auto Pull-up/down disable Control</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>GPIO0D6_PULL_DIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D6 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D5_PULL_DIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D5 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D4_PULL_DIS</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D4 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D3_PULL_DIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D3 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D2_PULL_DIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D2 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D1_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D1 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0D0_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable GPIO0D0 pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_VCCIO1_4</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5F9000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO1A_DS_L</name>
					<description>GPIO1A Driver Strength Control Low bits</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>GPIO1A3_DS</name>
							<description>GPIO1A3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_DS</name>
							<description>GPIO1A2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_DS</name>
							<description>GPIO1A1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_DS</name>
							<description>GPIO1A0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_DS_H</name>
					<description>GPIO1A Driver Strength Control High bits</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>GPIO1A7_DS</name>
							<description>GPIO1A7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_DS</name>
							<description>GPIO1A6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_DS</name>
							<description>GPIO1A5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_DS</name>
							<description>GPIO1A4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_DS_L</name>
					<description>GPIO1B Driver Strength Control Low bits</description>
					<addressOffset>0x0028</addressOffset>
					<fields>
						<field>
							<name>GPIO1B3_DS</name>
							<description>GPIO1B3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_DS</name>
							<description>GPIO1B2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_DS</name>
							<description>GPIO1B1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_DS</name>
							<description>GPIO1B0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_DS_H</name>
					<description>GPIO1B Driver Strength Control High bits</description>
					<addressOffset>0x002C</addressOffset>
					<fields>
						<field>
							<name>GPIO1B7_DS</name>
							<description>GPIO1D7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_DS</name>
							<description>GPIO1D6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_DS</name>
							<description>GPIO1D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_DS</name>
							<description>GPIO1D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_DS_L</name>
					<description>GPIO1C Driver Strength Control Low bits</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>GPIO1C3_DS</name>
							<description>GPIO1C3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_DS</name>
							<description>GPIO1C2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_DS</name>
							<description>GPIO1C1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_DS</name>
							<description>GPIO1C0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_DS_H</name>
					<description>GPIO1C Driver Strength Control High bits</description>
					<addressOffset>0x0034</addressOffset>
					<fields>
						<field>
							<name>GPIO1C7_DS</name>
							<description>GPIO1C7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_DS</name>
							<description>GPIO1C6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_DS</name>
							<description>GPIO1C5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_DS</name>
							<description>GPIO1C4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_DS_L</name>
					<description>GPIO1D Driver Strength Control Low bits</description>
					<addressOffset>0x0038</addressOffset>
					<fields>
						<field>
							<name>GPIO1D3_DS</name>
							<description>GPIO1D3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_DS</name>
							<description>GPIO1D2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_DS</name>
							<description>GPIO1D1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_DS</name>
							<description>GPIO1D0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_DS_H</name>
					<description>GPIO1D Driver Strength Control High bits</description>
					<addressOffset>0x003C</addressOffset>
					<fields>
						<field>
							<name>GPIO1D7_DS</name>
							<description>GPIO1D7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_DS</name>
							<description>GPIO1D6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_DS</name>
							<description>GPIO1D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_DS</name>
							<description>GPIO1D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_P</name>
					<description>GPIO1A Pull-up/down Control</description>
					<addressOffset>0x0110</addressOffset>
					<fields>
						<field>
							<name>GPIO1A7_PS</name>
							<description>GPIO1A7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A7_PE</name>
							<description>GPIO1A7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_PS</name>
							<description>GPIO1A6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_PE</name>
							<description>GPIO1A6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_PS</name>
							<description>GPIO1A5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_PE</name>
							<description>GPIO1A5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_PS</name>
							<description>GPIO1A4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_PE</name>
							<description>GPIO1A4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A3_PS</name>
							<description>GPIO1A3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A3_PE</name>
							<description>GPIO1A3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_PS</name>
							<description>GPIO1A2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_PE</name>
							<description>GPIO1A2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_PS</name>
							<description>GPIO1A1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_PE</name>
							<description>GPIO1A1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_PS</name>
							<description>GPIO1A0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_PE</name>
							<description>GPIO1A0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_P</name>
					<description>GPIO1B Pull-up/down Control</description>
					<addressOffset>0x0114</addressOffset>
					<fields>
						<field>
							<name>GPIO1B7_PS</name>
							<description>GPIO1B7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B7_PE</name>
							<description>GPIO1B7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_PS</name>
							<description>GPIO1B6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_PE</name>
							<description>GPIO1B6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_PS</name>
							<description>GPIO1B5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_PE</name>
							<description>GPIO1B5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_PS</name>
							<description>GPIO1B4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_PE</name>
							<description>GPIO1B4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B3_PS</name>
							<description>GPIO1B3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B3_PE</name>
							<description>GPIO1B3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_PS</name>
							<description>GPIO1B2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_PE</name>
							<description>GPIO1B2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_PS</name>
							<description>GPIO1B1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_PE</name>
							<description>GPIO1B1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_PS</name>
							<description>GPIO1B0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_PE</name>
							<description>GPIO1B0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_P</name>
					<description>GPIO1C Pull-up/down Control</description>
					<addressOffset>0x0118</addressOffset>
					<fields>
						<field>
							<name>GPIO1C7_PS</name>
							<description>GPIO1C7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C7_PE</name>
							<description>GPIO1C7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_PS</name>
							<description>GPIO1C6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_PE</name>
							<description>GPIO1C6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_PS</name>
							<description>GPIO1C5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_PE</name>
							<description>GPIO1C5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_PS</name>
							<description>GPIO1C4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_PE</name>
							<description>GPIO1C4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C3_PS</name>
							<description>GPIO1C3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C3_PE</name>
							<description>GPIO1C3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_PS</name>
							<description>GPIO1C2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_PE</name>
							<description>GPIO1C2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_PS</name>
							<description>GPIO1C1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_PE</name>
							<description>GPIO1C1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_PS</name>
							<description>GPIO1C0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_PE</name>
							<description>GPIO1C0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_P</name>
					<description>GPIO1D Pull-up/down Control</description>
					<addressOffset>0x011C</addressOffset>
					<fields>
						<field>
							<name>GPIO1D7_PS</name>
							<description>GPIO1D7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D7_PE</name>
							<description>GPIO1D7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_PS</name>
							<description>GPIO1D6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_PE</name>
							<description>GPIO1D6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_PS</name>
							<description>GPIO1D5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_PE</name>
							<description>GPIO1D5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_PS</name>
							<description>GPIO1D4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_PE</name>
							<description>GPIO1D4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D3_PS</name>
							<description>GPIO1D3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D3_PE</name>
							<description>GPIO1D3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_PS</name>
							<description>GPIO1D2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_PE</name>
							<description>GPIO1D2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_PS</name>
							<description>GPIO1D1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_PE</name>
							<description>GPIO1D1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_PS</name>
							<description>GPIO1D0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_PE</name>
							<description>GPIO1D0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_IE</name>
					<description>GPIO1A Input Enable Control</description>
					<addressOffset>0x0180</addressOffset>
					<fields>
						<field>
							<name>GPIO1A7_IE</name>
							<description>GPIO1A7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_IE</name>
							<description>GPIO1A6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_IE</name>
							<description>GPIO1A5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_IE</name>
							<description>GPIO1A4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A3_IE</name>
							<description>GPIO1A3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_IE</name>
							<description>GPIO1A2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_IE</name>
							<description>GPIO1A1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_IE</name>
							<description>GPIO1A0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_IE</name>
					<description>GPIO1B Input Enable Control</description>
					<addressOffset>0x0184</addressOffset>
					<fields>
						<field>
							<name>GPIO1B7_IE</name>
							<description>GPIO1B7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_IE</name>
							<description>GPIO1B6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_IE</name>
							<description>GPIO1B5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_IE</name>
							<description>GPIO1B4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B3_IE</name>
							<description>GPIO1B3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_IE</name>
							<description>GPIO1B2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_IE</name>
							<description>GPIO1B1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_IE</name>
							<description>GPIO1B0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_IE</name>
					<description>GPIO1C Input Enable Control</description>
					<addressOffset>0x0188</addressOffset>
					<fields>
						<field>
							<name>GPIO1C7_IE</name>
							<description>GPIO1C7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_IE</name>
							<description>GPIO1C6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_IE</name>
							<description>GPIO1C5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_IE</name>
							<description>GPIO1C4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C3_IE</name>
							<description>GPIO1C3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_IE</name>
							<description>GPIO1C2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_IE</name>
							<description>GPIO1C1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_IE</name>
							<description>GPIO1C0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_IE</name>
					<description>GPIO1D Input Enable Control</description>
					<addressOffset>0x018C</addressOffset>
					<fields>
						<field>
							<name>GPIO1D7_IE</name>
							<description>GPIO1D7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_IE</name>
							<description>GPIO1D6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_IE</name>
							<description>GPIO1D5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_IE</name>
							<description>GPIO1D4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D3_IE</name>
							<description>GPIO1D3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_IE</name>
							<description>GPIO1D2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_IE</name>
							<description>GPIO1D1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_IE</name>
							<description>GPIO1D0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1A_SMT</name>
					<description>GPIO1A Schmitt Trigger Control</description>
					<addressOffset>0x0210</addressOffset>
					<fields>
						<field>
							<name>GPIO1A7_SMT</name>
							<description>GPIO1A7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A6_SMT</name>
							<description>GPIO1A6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A5_SMT</name>
							<description>GPIO1A5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A4_SMT</name>
							<description>GPIO1A4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A3_SMT</name>
							<description>GPIO1A3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A2_SMT</name>
							<description>GPIO1A2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A1_SMT</name>
							<description>GPIO1A1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1A0_SMT</name>
							<description>GPIO1A0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1B_SMT</name>
					<description>GPIO1B Schmitt Trigger Control</description>
					<addressOffset>0x0214</addressOffset>
					<fields>
						<field>
							<name>GPIO1B7_SMT</name>
							<description>GPIO1B7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B6_SMT</name>
							<description>GPIO1B6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B5_SMT</name>
							<description>GPIO1B5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B4_SMT</name>
							<description>GPIO1B4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B3_SMT</name>
							<description>GPIO1B3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B2_SMT</name>
							<description>GPIO1B2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B1_SMT</name>
							<description>GPIO1B1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1B0_SMT</name>
							<description>GPIO1B0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1C_SMT</name>
					<description>GPIO1C Schmitt Trigger Control</description>
					<addressOffset>0x0218</addressOffset>
					<fields>
						<field>
							<name>GPIO1C7_SMT</name>
							<description>GPIO1C7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C6_SMT</name>
							<description>GPIO1C6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C5_SMT</name>
							<description>GPIO1C5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C4_SMT</name>
							<description>GPIO1C4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C3_SMT</name>
							<description>GPIO1C3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C2_SMT</name>
							<description>GPIO1C2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C1_SMT</name>
							<description>GPIO1C1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1C0_SMT</name>
							<description>GPIO1C0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO1D_SMT</name>
					<description>GPIO1D Schmitt Trigger Control</description>
					<addressOffset>0x021C</addressOffset>
					<fields>
						<field>
							<name>GPIO1D7_SMT</name>
							<description>GPIO1D7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D6_SMT</name>
							<description>GPIO1D6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D5_SMT</name>
							<description>GPIO1D5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D4_SMT</name>
							<description>GPIO1D4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D3_SMT</name>
							<description>GPIO1D3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D2_SMT</name>
							<description>GPIO1D2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D1_SMT</name>
							<description>GPIO1D1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1D0_SMT</name>
							<description>GPIO1D0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PDIS</name>
					<description>Auto Pull-up/down disable Control</description>
					<addressOffset>0x0280</addressOffset>
					<fields>
						<field>
							<name>VCCIO4_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO4 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO1_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO1 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_VCCIO2</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5FB000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO4D_DS_L</name>
					<description>GPIO4D Driver Strength Control Low bits</description>
					<addressOffset>0x0098</addressOffset>
					<fields>
						<field>
							<name>GPIO4D3_DS</name>
							<description>GPIO4D3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_DS</name>
							<description>GPIO4D2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_DS</name>
							<description>GPIO4D1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_DS</name>
							<description>GPIO4D0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_DS_H</name>
					<description>GPIO4D Driver Strength Control High bits</description>
					<addressOffset>0x009C</addressOffset>
					<fields>
						<field>
							<name>GPIO4D5_DS</name>
							<description>GPIO4D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_DS</name>
							<description>GPIO4D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_P</name>
					<description>GPIO4D Pull-up/down Control</description>
					<addressOffset>0x014C</addressOffset>
					<fields>
						<field>
							<name>GPIO4D5_PS</name>
							<description>GPIO4D5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D5_PE</name>
							<description>GPIO4D5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_PS</name>
							<description>GPIO4D4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_PE</name>
							<description>GPIO4D4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D3_PS</name>
							<description>GPIO4D3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D3_PE</name>
							<description>GPIO4D3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_PS</name>
							<description>GPIO4D2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_PE</name>
							<description>GPIO4D2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_PS</name>
							<description>GPIO4D1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_PE</name>
							<description>GPIO4D1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_PS</name>
							<description>GPIO4D0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_PE</name>
							<description>GPIO4D0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_IE</name>
					<description>GPIO4D Input Enable Control</description>
					<addressOffset>0x01BC</addressOffset>
					<fields>
						<field>
							<name>GPIO4D5_IE</name>
							<description>GPIO4D5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_IE</name>
							<description>GPIO4D4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D3_IE</name>
							<description>GPIO4D3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_IE</name>
							<description>GPIO4D2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_IE</name>
							<description>GPIO4D1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_IE</name>
							<description>GPIO4D0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4D_SMT</name>
					<description>GPIO4D Schmitt Trigger Control</description>
					<addressOffset>0x024C</addressOffset>
					<fields>
						<field>
							<name>GPIO4D5_SMT</name>
							<description>GPIO4D5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D4_SMT</name>
							<description>GPIO4D4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D3_SMT</name>
							<description>GPIO4D3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D2_SMT</name>
							<description>GPIO4D2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D1_SMT</name>
							<description>GPIO4D1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4D0_SMT</name>
							<description>GPIO4D0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PDIS</name>
					<description>Auto Pull-up/down disable Control</description>
					<addressOffset>0x0284</addressOffset>
					<fields>
						<field>
							<name>VCCIO2_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO2 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_VCCIO3_5</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5FA000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO2A_DS_H</name>
					<description>GPIO2A Driver Strength Control High bits</description>
					<addressOffset>0x0044</addressOffset>
					<fields>
						<field>
							<name>GPIO2A7_DS</name>
							<description>GPIO2A7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_DS</name>
							<description>GPIO2A6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_DS_L</name>
					<description>GPIO2B Driver Strength Control Low bits</description>
					<addressOffset>0x0048</addressOffset>
					<fields>
						<field>
							<name>GPIO2B3_DS</name>
							<description>GPIO2B3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_DS</name>
							<description>GPIO2B2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_DS</name>
							<description>GPIO2B1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_DS</name>
							<description>GPIO2B0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_DS_H</name>
					<description>GPIO2B Driver Strength Control High bits</description>
					<addressOffset>0x004C</addressOffset>
					<fields>
						<field>
							<name>GPIO2B7_DS</name>
							<description>GPIO2B7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_DS</name>
							<description>GPIO2B6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_DS</name>
							<description>GPIO2B5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_DS</name>
							<description>GPIO2B4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_DS_L</name>
					<description>GPIO2C Driver Strength Control Low bits</description>
					<addressOffset>0x0050</addressOffset>
					<fields>
						<field>
							<name>GPIO2C3_DS</name>
							<description>GPIO2C3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_DS</name>
							<description>GPIO2C2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_DS</name>
							<description>GPIO2C1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_DS</name>
							<description>GPIO2C0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_DS_H</name>
					<description>GPIO2C Driver Strength Control High bits</description>
					<addressOffset>0x0054</addressOffset>
					<fields>
						<field>
							<name>GPIO2C5_DS</name>
							<description>GPIO2C5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_DS</name>
							<description>GPIO2C4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_DS_L</name>
					<description>GPIO3A Driver Strength Control Low bits</description>
					<addressOffset>0x0060</addressOffset>
					<fields>
						<field>
							<name>GPIO3A3_DS</name>
							<description>GPIO3A3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_DS</name>
							<description>GPIO3A2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_DS</name>
							<description>GPIO3A1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_DS</name>
							<description>GPIO3A0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_DS_H</name>
					<description>GPIO3A Driver Strength Control High bits</description>
					<addressOffset>0x0064</addressOffset>
					<fields>
						<field>
							<name>GPIO3A7_DS</name>
							<description>GPIO3A7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_DS</name>
							<description>GPIO3A6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_DS</name>
							<description>GPIO3A5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_DS</name>
							<description>GPIO3A4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_DS_L</name>
					<description>GPIO3B Driver Strength Control Low bits</description>
					<addressOffset>0x0068</addressOffset>
					<fields>
						<field>
							<name>GPIO3B3_DS</name>
							<description>GPIO3B3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_DS</name>
							<description>GPIO3B2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_DS</name>
							<description>GPIO3B1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_DS</name>
							<description>GPIO3B0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_DS_H</name>
					<description>GPIO3B Driver Strength Control High bits</description>
					<addressOffset>0x006C</addressOffset>
					<fields>
						<field>
							<name>GPIO3B7_DS</name>
							<description>GPIO3B7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_DS</name>
							<description>GPIO3B6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_DS</name>
							<description>GPIO3B5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_DS</name>
							<description>GPIO3B4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_DS_L</name>
					<description>GPIO3C Driver Strength Control Low bits</description>
					<addressOffset>0x0070</addressOffset>
					<fields>
						<field>
							<name>GPIO3C3_DS</name>
							<description>GPIO3C3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_DS</name>
							<description>GPIO3C2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_DS</name>
							<description>GPIO3C1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_DS</name>
							<description>GPIO3C0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_DS_H</name>
					<description>GPIO3C Driver Strength Control High bits</description>
					<addressOffset>0x0074</addressOffset>
					<fields>
						<field>
							<name>GPIO3C7_DS</name>
							<description>GPIO3C7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_DS</name>
							<description>GPIO3C6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_DS</name>
							<description>GPIO3C5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_DS</name>
							<description>GPIO3C4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_DS_L</name>
					<description>GPIO3D Driver Strength Control Low bits</description>
					<addressOffset>0x0078</addressOffset>
					<fields>
						<field>
							<name>GPIO3D3_DS</name>
							<description>GPIO3D3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_DS</name>
							<description>GPIO3D2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_DS</name>
							<description>GPIO3D1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_DS</name>
							<description>GPIO3D0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_DS_H</name>
					<description>GPIO3D Driver Strength Control High bits</description>
					<addressOffset>0x007C</addressOffset>
					<fields>
						<field>
							<name>GPIO3D5_DS</name>
							<description>GPIO3D5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_DS</name>
							<description>GPIO3D4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_DS_L</name>
					<description>GPIO4C Driver Strength Control Low bits</description>
					<addressOffset>0x0090</addressOffset>
					<fields>
						<field>
							<name>GPIO4C3_DS</name>
							<description>GPIO4C3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_DS</name>
							<description>GPIO4C2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_DS_H</name>
					<description>GPIO4C Driver Strength Control High bits</description>
					<addressOffset>0x0094</addressOffset>
					<fields>
						<field>
							<name>GPIO4C6_DS</name>
							<description>GPIO4C6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_DS</name>
							<description>GPIO4C5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_DS</name>
							<description>GPIO4C4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>2_5MA_100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>5MA_50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>7_5MA_33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>10MA_25OHM</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_P</name>
					<description>GPIO2A Pull-up/down Control</description>
					<addressOffset>0x0120</addressOffset>
					<fields>
						<field>
							<name>GPIO2A7_PS</name>
							<description>GPIO2A7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A7_PE</name>
							<description>GPIO2A7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_PS</name>
							<description>GPIO2A6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_PE</name>
							<description>GPIO2A6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_P</name>
					<description>GPIO2B Pull-up/down Control</description>
					<addressOffset>0x0124</addressOffset>
					<fields>
						<field>
							<name>GPIO2B7_PS</name>
							<description>GPIO2B7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B7_PE</name>
							<description>GPIO2B7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_PS</name>
							<description>GPIO2B6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_PE</name>
							<description>GPIO2B6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_PS</name>
							<description>GPIO2B5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_PE</name>
							<description>GPIO2B5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_PS</name>
							<description>GPIO2B4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_PE</name>
							<description>GPIO2B4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B3_PS</name>
							<description>GPIO2B3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B3_PE</name>
							<description>GPIO2B3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_PS</name>
							<description>GPIO2B2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_PE</name>
							<description>GPIO2B2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_PS</name>
							<description>GPIO2B1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_PE</name>
							<description>GPIO2B1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_PS</name>
							<description>GPIO2B0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_PE</name>
							<description>GPIO2B0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_P</name>
					<description>GPIO2C Pull-up/down Control</description>
					<addressOffset>0x0128</addressOffset>
					<fields>
						<field>
							<name>GPIO2C5_PS</name>
							<description>GPIO2C5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C5_PE</name>
							<description>GPIO2C5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_PS</name>
							<description>GPIO2C4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_PE</name>
							<description>GPIO2C4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C3_PS</name>
							<description>GPIO2C3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C3_PE</name>
							<description>GPIO2C3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_PS</name>
							<description>GPIO2C2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_PE</name>
							<description>GPIO2C2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_PS</name>
							<description>GPIO2C1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_PE</name>
							<description>GPIO2C1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_PS</name>
							<description>GPIO2C0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_PE</name>
							<description>GPIO2C0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_P</name>
					<description>GPIO3A Pull-up/down Control</description>
					<addressOffset>0x0130</addressOffset>
					<fields>
						<field>
							<name>GPIO3A7_PS</name>
							<description>GPIO3A7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A7_PE</name>
							<description>GPIO3A7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_PS</name>
							<description>GPIO3A6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_PE</name>
							<description>GPIO3A6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_PS</name>
							<description>GPIO3A5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_PE</name>
							<description>GPIO3A5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_PS</name>
							<description>GPIO3A4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_PE</name>
							<description>GPIO3A4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A3_PS</name>
							<description>GPIO3A3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A3_PE</name>
							<description>GPIO3A3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_PS</name>
							<description>GPIO3A2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_PE</name>
							<description>GPIO3A2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_PS</name>
							<description>GPIO3A1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_PE</name>
							<description>GPIO3A1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_PS</name>
							<description>GPIO3A0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_PE</name>
							<description>GPIO3A0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_P</name>
					<description>GPIO3B Pull-up/down Control</description>
					<addressOffset>0x0134</addressOffset>
					<fields>
						<field>
							<name>GPIO3B7_PS</name>
							<description>GPIO3B7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B7_PE</name>
							<description>GPIO3B7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_PS</name>
							<description>GPIO3B6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_PE</name>
							<description>GPIO3B6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_PS</name>
							<description>GPIO3B5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_PE</name>
							<description>GPIO3B5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_PS</name>
							<description>GPIO3B4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_PE</name>
							<description>GPIO3B4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B3_PS</name>
							<description>GPIO3B3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B3_PE</name>
							<description>GPIO3B3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_PS</name>
							<description>GPIO3B2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_PE</name>
							<description>GPIO3B2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_PS</name>
							<description>GPIO3B1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_PE</name>
							<description>GPIO3B1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_PS</name>
							<description>GPIO3B0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_PE</name>
							<description>GPIO3B0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_P</name>
					<description>GPIO3C Pull-up/down Control</description>
					<addressOffset>0x0138</addressOffset>
					<fields>
						<field>
							<name>GPIO3C7_PS</name>
							<description>GPIO3C7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C7_PE</name>
							<description>GPIO3C7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_PS</name>
							<description>GPIO3C6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_PE</name>
							<description>GPIO3C6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_PS</name>
							<description>GPIO3C5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_PE</name>
							<description>GPIO3C5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_PS</name>
							<description>GPIO3C4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_PE</name>
							<description>GPIO3C4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C3_PS</name>
							<description>GPIO3C3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C3_PE</name>
							<description>GPIO3C3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_PS</name>
							<description>GPIO3C2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_PE</name>
							<description>GPIO3C2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_PS</name>
							<description>GPIO3C1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_PE</name>
							<description>GPIO3C1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_PS</name>
							<description>GPIO3C0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_PE</name>
							<description>GPIO3C0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_P</name>
					<description>GPIO3D Pull-up/down Control</description>
					<addressOffset>0x013C</addressOffset>
					<fields>
						<field>
							<name>GPIO3D5_PS</name>
							<description>GPIO3D5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D5_PE</name>
							<description>GPIO3D5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_PS</name>
							<description>GPIO3D4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_PE</name>
							<description>GPIO3D4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D3_PS</name>
							<description>GPIO3D3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D3_PE</name>
							<description>GPIO3D3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_PS</name>
							<description>GPIO3D2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_PE</name>
							<description>GPIO3D2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_PS</name>
							<description>GPIO3D1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_PE</name>
							<description>GPIO3D1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_PS</name>
							<description>GPIO3D0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_PE</name>
							<description>GPIO3D0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_P</name>
					<description>GPIO4C Pull-up/down Control</description>
					<addressOffset>0x0148</addressOffset>
					<fields>
						<field>
							<name>GPIO4C6_PS</name>
							<description>GPIO4C6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C6_PE</name>
							<description>GPIO4C6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_PS</name>
							<description>GPIO4C5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_PE</name>
							<description>GPIO4C5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_PS</name>
							<description>GPIO4C4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_PE</name>
							<description>GPIO4C4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C3_PS</name>
							<description>GPIO4C3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C3_PE</name>
							<description>GPIO4C3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_PS</name>
							<description>GPIO4C2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_PE</name>
							<description>GPIO4C2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_IE</name>
					<description>GPIO2A Input Enable Control</description>
					<addressOffset>0x0190</addressOffset>
					<fields>
						<field>
							<name>GPIO2A7_IE</name>
							<description>GPIO2A7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_IE</name>
							<description>GPIO2A6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_IE</name>
					<description>GPIO2B Input Enable Control</description>
					<addressOffset>0x0194</addressOffset>
					<fields>
						<field>
							<name>GPIO2B7_IE</name>
							<description>GPIO2B7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_IE</name>
							<description>GPIO2B6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_IE</name>
							<description>GPIO2B5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_IE</name>
							<description>GPIO2B4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B3_IE</name>
							<description>GPIO2B3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_IE</name>
							<description>GPIO2B2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_IE</name>
							<description>GPIO2B1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_IE</name>
							<description>GPIO2B0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_IE</name>
					<description>GPIO2C Input Enable Control</description>
					<addressOffset>0x0198</addressOffset>
					<fields>
						<field>
							<name>GPIO2C5_IE</name>
							<description>GPIO2C5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_IE</name>
							<description>GPIO2C4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C3_IE</name>
							<description>GPIO2C3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_IE</name>
							<description>GPIO2C2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_IE</name>
							<description>GPIO2C1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_IE</name>
							<description>GPIO2C0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_IE</name>
					<description>GPIO3A Input Enable Control</description>
					<addressOffset>0x01A0</addressOffset>
					<fields>
						<field>
							<name>GPIO3A7_IE</name>
							<description>GPIO3A7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_IE</name>
							<description>GPIO3A6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_IE</name>
							<description>GPIO3A5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_IE</name>
							<description>GPIO3A4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A3_IE</name>
							<description>GPIO3A3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_IE</name>
							<description>GPIO3A2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_IE</name>
							<description>GPIO3A1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_IE</name>
							<description>GPIO3A0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_IE</name>
					<description>GPIO3B Input Enable Control</description>
					<addressOffset>0x01A4</addressOffset>
					<fields>
						<field>
							<name>GPIO3B7_IE</name>
							<description>GPIO3B7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_IE</name>
							<description>GPIO3B6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_IE</name>
							<description>GPIO3B5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_IE</name>
							<description>GPIO3B4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B3_IE</name>
							<description>GPIO3B3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_IE</name>
							<description>GPIO3B2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_IE</name>
							<description>GPIO3B1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_IE</name>
							<description>GPIO3B0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_IE</name>
					<description>GPIO3C Input Enable Control</description>
					<addressOffset>0x01A8</addressOffset>
					<fields>
						<field>
							<name>GPIO3C7_IE</name>
							<description>GPIO3C7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_IE</name>
							<description>GPIO3C6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_IE</name>
							<description>GPIO3C5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_IE</name>
							<description>GPIO3C4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C3_IE</name>
							<description>GPIO3C3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_IE</name>
							<description>GPIO3C2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_IE</name>
							<description>GPIO3C1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_IE</name>
							<description>GPIO3C0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_IE</name>
					<description>GPIO3D Input Enable Control</description>
					<addressOffset>0x01AC</addressOffset>
					<fields>
						<field>
							<name>GPIO3D5_IE</name>
							<description>GPIO3D5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_IE</name>
							<description>GPIO3D4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D3_IE</name>
							<description>GPIO3D3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_IE</name>
							<description>GPIO3D2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_IE</name>
							<description>GPIO3D1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_IE</name>
							<description>GPIO3D0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_IE</name>
					<description>GPIO4C Input Enable Control</description>
					<addressOffset>0x01B8</addressOffset>
					<fields>
						<field>
							<name>GPIO4C6_IE</name>
							<description>GPIO4C6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_IE</name>
							<description>GPIO4C5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_IE</name>
							<description>GPIO4C4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C3_IE</name>
							<description>GPIO4C3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_IE</name>
							<description>GPIO4C2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2A_SMT</name>
					<description>GPIO2A Schmitt Trigger Control</description>
					<addressOffset>0x0220</addressOffset>
					<fields>
						<field>
							<name>GPIO2A7_SMT</name>
							<description>GPIO2A7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2A6_SMT</name>
							<description>GPIO2A6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2B_SMT</name>
					<description>GPIO2B Schmitt Trigger Control</description>
					<addressOffset>0x0224</addressOffset>
					<fields>
						<field>
							<name>GPIO2B7_SMT</name>
							<description>GPIO2B7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B6_SMT</name>
							<description>GPIO2B6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B5_SMT</name>
							<description>GPIO2B5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B4_SMT</name>
							<description>GPIO2B4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B3_SMT</name>
							<description>GPIO2B3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B2_SMT</name>
							<description>GPIO2B2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B1_SMT</name>
							<description>GPIO2B1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2B0_SMT</name>
							<description>GPIO2B0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO2C_SMT</name>
					<description>GPIO2C Schmitt Trigger Control</description>
					<addressOffset>0x0228</addressOffset>
					<fields>
						<field>
							<name>GPIO2C5_SMT</name>
							<description>GPIO2C5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C4_SMT</name>
							<description>GPIO2C4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C3_SMT</name>
							<description>GPIO2C3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C2_SMT</name>
							<description>GPIO2C2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C1_SMT</name>
							<description>GPIO2C1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2C0_SMT</name>
							<description>GPIO2C0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3A_SMT</name>
					<description>GPIO3A Schmitt Trigger Control</description>
					<addressOffset>0x0230</addressOffset>
					<fields>
						<field>
							<name>GPIO3A7_SMT</name>
							<description>GPIO3A7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A6_SMT</name>
							<description>GPIO3A6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A5_SMT</name>
							<description>GPIO3A5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A4_SMT</name>
							<description>GPIO3A4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A3_SMT</name>
							<description>GPIO3A3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A2_SMT</name>
							<description>GPIO3A2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A1_SMT</name>
							<description>GPIO3A1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3A0_SMT</name>
							<description>GPIO3A0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3B_SMT</name>
					<description>GPIO3B Schmitt Trigger Control</description>
					<addressOffset>0x0234</addressOffset>
					<fields>
						<field>
							<name>GPIO3B7_SMT</name>
							<description>GPIO3B7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B6_SMT</name>
							<description>GPIO3B6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B5_SMT</name>
							<description>GPIO3B5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B4_SMT</name>
							<description>GPIO3B4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B3_SMT</name>
							<description>GPIO3B3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B2_SMT</name>
							<description>GPIO3B2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B1_SMT</name>
							<description>GPIO3B1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3B0_SMT</name>
							<description>GPIO3B0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3C_SMT</name>
					<description>GPIO3C Schmitt Trigger Control</description>
					<addressOffset>0x0238</addressOffset>
					<fields>
						<field>
							<name>GPIO3C7_SMT</name>
							<description>GPIO3C7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C6_SMT</name>
							<description>GPIO3C6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C5_SMT</name>
							<description>GPIO3C5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C4_SMT</name>
							<description>GPIO3C4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C3_SMT</name>
							<description>GPIO3C3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C2_SMT</name>
							<description>GPIO3C2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C1_SMT</name>
							<description>GPIO3C1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3C0_SMT</name>
							<description>GPIO3C0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO3D_SMT</name>
					<description>GPIO3D Schmitt Trigger Control</description>
					<addressOffset>0x023C</addressOffset>
					<fields>
						<field>
							<name>GPIO3D5_SMT</name>
							<description>GPIO3D5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D4_SMT</name>
							<description>GPIO3D4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D3_SMT</name>
							<description>GPIO3D3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D2_SMT</name>
							<description>GPIO3D2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D1_SMT</name>
							<description>GPIO3D1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3D0_SMT</name>
							<description>GPIO3D0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_SMT</name>
					<description>GPIO4C Schmitt Trigger Control</description>
					<addressOffset>0x0248</addressOffset>
					<fields>
						<field>
							<name>GPIO4C6_SMT</name>
							<description>GPIO4C6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C5_SMT</name>
							<description>GPIO4C5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C4_SMT</name>
							<description>GPIO4C4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C3_SMT</name>
							<description>GPIO4C3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C2_SMT</name>
							<description>GPIO4C2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PD IS</name>
					<description>Auto Pull-up/down disable Control</description>
					<addressOffset>0x0288</addressOffset>
					<fields>
						<field>
							<name>VCCIO5_PULL_DIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO5 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO3_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO3 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>IOC_VCCIO6</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD5FC000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO4A_DS_L</name>
					<description>GPIO4A Driver Strength Control Low bits</description>
					<addressOffset>0x0080</addressOffset>
					<fields>
						<field>
							<name>GPIO4A3_DS</name>
							<description>GPIO4A3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_DS</name>
							<description>GPIO4A2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_DS</name>
							<description>GPIO4A1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_DS</name>
							<description>GPIO4A0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_DS_H</name>
					<description>GPIO4A Driver Strength Control High bits</description>
					<addressOffset>0x0084</addressOffset>
					<fields>
						<field>
							<name>GPIO4A7_DS</name>
							<description>GPIO4A7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_DS</name>
							<description>GPIO4A6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_DS</name>
							<description>GPIO4A5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_DS</name>
							<description>GPIO4A4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_DS_L</name>
					<description>GPIO4B Driver Strength Control Low bits</description>
					<addressOffset>0x0088</addressOffset>
					<fields>
						<field>
							<name>GPIO4B3_DS</name>
							<description>GPIO4B3 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_DS</name>
							<description>GPIO4B2 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_DS</name>
							<description>GPIO4B1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_DS</name>
							<description>GPIO4B0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_DS_H</name>
					<description>GPIO4B Driver Strength Control High bits</description>
					<addressOffset>0x008C</addressOffset>
					<fields>
						<field>
							<name>GPIO4B7_DS</name>
							<description>GPIO4B7 DS control Driver Strength Selection</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_DS</name>
							<description>GPIO4B6 DS control Driver Strength Selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_DS</name>
							<description>GPIO4B5 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_DS</name>
							<description>GPIO4B4 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_DS_L</name>
					<description>GPIO4C Driver Strength Control Low bits</description>
					<addressOffset>0x0090</addressOffset>
					<fields>
						<field>
							<name>GPIO4C1_DS</name>
							<description>GPIO4C1 DS control Driver Strength Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_DS</name>
							<description>GPIO4C0 DS control Driver Strength Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>100OHM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>66OHM</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>50OHM</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>40OHM</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>33OHM</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>25OHM</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_P</name>
					<description>GPIO4A Pull-up/down Control</description>
					<addressOffset>0x0140</addressOffset>
					<fields>
						<field>
							<name>GPIO4A7_PS</name>
							<description>GPIO4A7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A7_PE</name>
							<description>GPIO4A7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_PS</name>
							<description>GPIO4A6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_PE</name>
							<description>GPIO4A6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_PS</name>
							<description>GPIO4A5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_PE</name>
							<description>GPIO4A5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_PS</name>
							<description>GPIO4A4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_PE</name>
							<description>GPIO4A4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A3_PS</name>
							<description>GPIO4A3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A3_PE</name>
							<description>GPIO4A3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_PS</name>
							<description>GPIO4A2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_PE</name>
							<description>GPIO4A2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_PS</name>
							<description>GPIO4A1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_PE</name>
							<description>GPIO4A1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_PS</name>
							<description>GPIO4A0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_PE</name>
							<description>GPIO4A0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_P</name>
					<description>GPIO4B Pull-up/down Control</description>
					<addressOffset>0x0144</addressOffset>
					<fields>
						<field>
							<name>GPIO4B7_PS</name>
							<description>GPIO4B7 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B7_PE</name>
							<description>GPIO4B7 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_PS</name>
							<description>GPIO4B6 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_PE</name>
							<description>GPIO4B6 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_PS</name>
							<description>GPIO4B5 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_PE</name>
							<description>GPIO4B5 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_PS</name>
							<description>GPIO4B4 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_PE</name>
							<description>GPIO4B4 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B3_PS</name>
							<description>GPIO4B3 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B3_PE</name>
							<description>GPIO4B3 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_PS</name>
							<description>GPIO4B2 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_PE</name>
							<description>GPIO4B2 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_PS</name>
							<description>GPIO4B1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_PE</name>
							<description>GPIO4B1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_PS</name>
							<description>GPIO4B0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_PE</name>
							<description>GPIO4B0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_P</name>
					<description>GPIO4C Pull-up/down Control</description>
					<addressOffset>0x0148</addressOffset>
					<fields>
						<field>
							<name>GPIO4C1_PS</name>
							<description>GPIO4C1 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C1_PE</name>
							<description>GPIO4C1 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_PS</name>
							<description>GPIO4C0 PS control Weak PU/PD Resistor Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PD_SELECTION</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_SELECTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_PE</name>
							<description>GPIO4C0 PE control Active High Weak PU/PD Resistor Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>PU_PD_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PU_PD_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_IE</name>
					<description>GPIO4A Input Enable Control</description>
					<addressOffset>0x01B0</addressOffset>
					<fields>
						<field>
							<name>GPIO4A7_IE</name>
							<description>GPIO4A7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_IE</name>
							<description>GPIO4A6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_IE</name>
							<description>GPIO4A5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_IE</name>
							<description>GPIO4A4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A3_IE</name>
							<description>GPIO4A3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_IE</name>
							<description>GPIO4A2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_IE</name>
							<description>GPIO4A1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_IE</name>
							<description>GPIO4A0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_IE</name>
					<description>GPIO4B Input Enable Control</description>
					<addressOffset>0x01B4</addressOffset>
					<fields>
						<field>
							<name>GPIO4B7_IE</name>
							<description>GPIO4B7 IE control Active High input buffer enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_IE</name>
							<description>GPIO4B6 IE control Active High input buffer enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_IE</name>
							<description>GPIO4B5 IE control Active High input buffer enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_IE</name>
							<description>GPIO4B4 IE control Active High input buffer enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B3_IE</name>
							<description>GPIO4B3 IE control Active High input buffer enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_IE</name>
							<description>GPIO4B2 IE control Active High input buffer enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_IE</name>
							<description>GPIO4B1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_IE</name>
							<description>GPIO4B0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_IE</name>
					<description>GPIO4C Input Enable Control</description>
					<addressOffset>0x01B8</addressOffset>
					<fields>
						<field>
							<name>GPIO4C1_IE</name>
							<description>GPIO4C1 IE control Active High input buffer enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_IE</name>
							<description>GPIO4C0 IE control Active High input buffer enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4A_SMT</name>
					<description>GPIO4A Schmitt Trigger Control</description>
					<addressOffset>0x0240</addressOffset>
					<fields>
						<field>
							<name>GPIO4A7_SMT</name>
							<description>GPIO4A7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A6_SMT</name>
							<description>GPIO4A6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A5_SMT</name>
							<description>GPIO4A5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A4_SMT</name>
							<description>GPIO4A4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A3_SMT</name>
							<description>GPIO4A3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A2_SMT</name>
							<description>GPIO4A2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A1_SMT</name>
							<description>GPIO4A1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4A0_SMT</name>
							<description>GPIO4A0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4B_SMT</name>
					<description>GPIO4B Schmitt Trigger Control</description>
					<addressOffset>0x0244</addressOffset>
					<fields>
						<field>
							<name>GPIO4B7_SMT</name>
							<description>GPIO4B7 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B6_SMT</name>
							<description>GPIO4B6 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B5_SMT</name>
							<description>GPIO4B5 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B4_SMT</name>
							<description>GPIO4B4 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B3_SMT</name>
							<description>GPIO4B3 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B2_SMT</name>
							<description>GPIO4B2 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B1_SMT</name>
							<description>GPIO4B1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4B0_SMT</name>
							<description>GPIO4B0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO4C_SMT</name>
					<description>GPIO4C Schmitt Trigger Control</description>
					<addressOffset>0x0248</addressOffset>
					<fields>
						<field>
							<name>GPIO4C1_SMT</name>
							<description>GPIO4C1 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4C0_SMT</name>
							<description>GPIO4C0 SMT control CMOS/Schmitt Trigger Selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMOS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCHMITT_TRIGGER</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PDIS</name>
					<description>Auto Pull-up/down disable Control</description>
					<addressOffset>0x028C</addressOffset>
					<fields>
						<field>
							<name>VCCIO6_PULL_DIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<description>disable VCCIO6 GPIO pull up/down when output enable</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>KEYLADDER_S</name>
			<baseAddress>0x0FE380000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x10000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CLK_CTL</name>
					<description>Clock Control Register</description>
					<addressOffset>0x0000</addressOffset>
				</register>
				<register>
					<name>RST_CTL</name>
					<description>Reset Control Register</description>
					<addressOffset>0x0004</addressOffset>
				</register>
				<register>
					<name>DMA_INT_EN</name>
					<description>DMA Interrupt Enable Register</description>
					<addressOffset>0x0008</addressOffset>
				</register>
				<register>
					<name>DMA_INT_ST</name>
					<description>DMA Interrupt Status Register</description>
					<addressOffset>0x000C</addressOffset>
				</register>
				<register>
					<name>DMA_CTL</name>
					<description>DMA Control Register</description>
					<addressOffset>0x0010</addressOffset>
				</register>
				<register>
					<name>DMA_LLI_ADDR</name>
					<description>DMA LIST Start Address Register</description>
					<addressOffset>0x0014</addressOffset>
				</register>
				<register>
					<name>DMA_ST</name>
					<description>DMA Status Register</description>
					<addressOffset>0x0018</addressOffset>
				</register>
				<register>
					<name>DMA_STATE</name>
					<description>DMA State Register</description>
					<addressOffset>0x001C</addressOffset>
				</register>
				<register>
					<name>DMA_LLI_RADDR</name>
					<description>DMA LLI Read Address Register</description>
					<addressOffset>0x0020</addressOffset>
				</register>
				<register>
					<name>DMA_SRC_RADDR</name>
					<description>DMA Source Data Read Address Register</description>
					<addressOffset>0x0024</addressOffset>
				</register>
				<register>
					<name>DMA_DST_WADDR</name>
					<description>DMA Destination Data Read Address Register</description>
					<addressOffset>0x0028</addressOffset>
				</register>
				<register>
					<name>DMA_ITEM_ID</name>
					<description>DMA Descriptor ID Register</description>
					<addressOffset>0x002C</addressOffset>
				</register>
				<register>
					<name>FIFO_CTL</name>
					<description>FIFO Control Register</description>
					<addressOffset>0x0040</addressOffset>
				</register>
				<register>
					<name>BC_CTL</name>
					<description>Block Cipher Control Register</description>
					<addressOffset>0x0044</addressOffset>
				</register>
				<register>
					<name>CIPHER_ST</name>
					<description>Cipher Status Register</description>
					<addressOffset>0x004C</addressOffset>
				</register>
				<register>
					<name>CIPHER_STATE</name>
					<description>Cipher Current State Register</description>
					<addressOffset>0x0050</addressOffset>
				</register>
				<register>
					<name>CH0_IV_0</name>
					<description>iv 0</description>
					<addressOffset>0x0100</addressOffset>
				</register>
				<register>
					<name>CH0_IV_1</name>
					<description>iv 1</description>
					<addressOffset>0x0104</addressOffset>
				</register>
				<register>
					<name>CH0_IV_2</name>
					<description>iv 2</description>
					<addressOffset>0x0108</addressOffset>
				</register>
				<register>
					<name>CH0_IV_3</name>
					<description>iv 3</description>
					<addressOffset>0x010C</addressOffset>
				</register>
				<register>
					<name>CH0_KEY_0</name>
					<description>key 0</description>
					<addressOffset>0x0180</addressOffset>
				</register>
				<register>
					<name>CH0_KEY_1</name>
					<description>key 1</description>
					<addressOffset>0x0184</addressOffset>
				</register>
				<register>
					<name>CH0_KEY_2</name>
					<description>key 2</description>
					<addressOffset>0x0188</addressOffset>
				</register>
				<register>
					<name>CH0_KEY_3</name>
					<description>key 3</description>
					<addressOffset>0x018C</addressOffset>
				</register>
				<register>
					<name>APB_CMD</name>
					<description>apb master command enable</description>
					<addressOffset>0x0450</addressOffset>
				</register>
				<register>
					<name>APB_PADDR</name>
					<description>apb paddr</description>
					<addressOffset>0x0454</addressOffset>
				</register>
				<register>
					<name>APB_PWDATA</name>
					<description>apb pwdata</description>
					<addressOffset>0x0458</addressOffset>
				</register>
				<register>
					<name>APB_PWRITE</name>
					<description>apb pwrite</description>
					<addressOffset>0x045C</addressOffset>
				</register>
				<register>
					<name>INTER_COPY</name>
					<description>key table internal copy</description>
					<addressOffset>0x0608</addressOffset>
				</register>
				<register>
					<name>OTP_COPY</name>
					<description>OTP key COPY</description>
					<addressOffset>0x060C</addressOffset>
				</register>
				<register>
					<name>KEY_SEL</name>
					<description>Operation key select</description>
					<addressOffset>0x0610</addressOffset>
				</register>
				<register>
					<name>LOCKSTEP_FLAG</name>
					<description>Lockstep mistake flag</description>
					<addressOffset>0x0618</addressOffset>
				</register>
				<register>
					<name>LOCKSTEP_EN</name>
					<description>Lockstep check enable</description>
					<addressOffset>0x061C</addressOffset>
				</register>
				<register>
					<name>SRC_NUM_SEL</name>
					<description>Source key select</description>
					<addressOffset>0x0620</addressOffset>
				</register>
				<register>
					<name>SRC_NUM_DONE</name>
					<description>Source key cache flag</description>
					<addressOffset>0x0624</addressOffset>
				</register>
				<register>
					<name>AES_VERSION</name>
					<description>AES version code is 0x0007_0033</description>
					<addressOffset>0x0680</addressOffset>
				</register>
				<register>
					<name>DES_VERSION</name>
					<description>DES version code is 0x0003_0033</description>
					<addressOffset>0x0684</addressOffset>
				</register>
				<register>
					<name>SM4_VERSION</name>
					<description>SM4 version code is 0x0000_0033</description>
					<addressOffset>0x0688</addressOffset>
				</register>
				<register>
					<name>HASH_VERSION</name>
					<description>HASH version code is 0x0000_0000</description>
					<addressOffset>0x068C</addressOffset>
				</register>
				<register>
					<name>HMAC_VERSION</name>
					<description>HMAC version code is 0x0000_0000</description>
					<addressOffset>0x0690</addressOffset>
				</register>
				<register>
					<name>RNG_VERSION</name>
					<description>RNG version code is 0x0200_0000</description>
					<addressOffset>0x0694</addressOffset>
				</register>
				<register>
					<name>PKA_VERSION</name>
					<description>PKA version code is 0x0000_0000</description>
					<addressOffset>0x0698</addressOffset>
				</register>
				<register>
					<name>CRYPTO_VERSION</name>
					<description>KEYLAD version code is 0x0200_0003</description>
					<addressOffset>0x06F0</addressOffset>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PMU</name>
			<baseAddress>0x0FD8D0000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x10000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PMU_PWR_CON0</name>
					<description>PMU power control 0 register</description>
					<addressOffset>0x0000</addressOffset>
					<fields>
						<field>
							<name>POWER_OFF_IO_ENA</name>
							<description>Enable VCCIO enter low power mode by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIU_AUTO_PMU1</name>
							<description>When perform idle operation, BIU_PMU1 corresponding clock can be opened or gated automatically.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_BUS_IDLE_SFTENA</name>
							<description>Enable sending idle request to BIU_PMU1 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_BUS_IDLE_ENA</name>
							<description>Enable sending idle request to BIU_PMU1 by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_MEMPWR_GATE_SFTENA</name>
							<description>Enable power down PD_PMU1's memory by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_PWR_GATE_SFTENA</name>
							<description>Enable power down PD_PMU1 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_PWR_GATE_ENA</name>
							<description>Enable power down PD_PMU1 by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_DIS_BYPASS</name>
							<description>Bypass disable oscillator in power mode 0 procedure. If asserted, the oscillator cannot be disabled by FSM during power mode 0 procedure.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FREQ_SWITCH_BYPASS</name>
							<description>Bypass frequency switch stability in power mode 0 procedure. If asserted, clk_pmu cannot be switched to 32KHz clock source during power mode 0 procedure.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET_BYPASS</name>
							<description>Bypass wake up reset clear stability in power mode 0 procedure. If asserted, the FSM will enter next state not wait for reset counter, and chip will not be reset.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMIC_BYPASS</name>
							<description>Bypass waiting for PMIC stability in power mode 0 procedure. If asserted, the FSM will enter next state not wait until PMIC is stable.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_BYPASS</name>
							<description>Bypass waiting for wake up interrupt in power mode 0 procedure. If asserted, the FSM will exit sleep state without waiting for wake up source.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_BUS_BYPASS</name>
							<description>Bypass BIU_PMU1 idle flow in power mode 0 procedure.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_PWR_BYPASS</name>
							<description>Bypass PD_PMU1 power gating flow in power mode 0 procedure. If asserted, PD_PMU1 is not power down or power up during power mode 0 procedure.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POWERMODE0_EN</name>
							<description>Power mode 0 enable. When controller enters power mode 0 procedure, this bit is automatically cleared.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_INT_CON_P0</name>
					<description>PMU wake up interrupt control register for power mode 0</description>
					<addressOffset>0x0008</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_INT_EN</name>
							<description>Enable GPIO interrupt as wake up source to exit power mode 0 procedure.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_INT_STS_P0</name>
					<description>PMU wake up interrupt status register for power mode 0</description>
					<addressOffset>0x000C</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_INT_ST</name>
							<description>Power mode 0 wake up source status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PMIC_STABLE_CNT_P0</name>
					<description>PMIC stable count register for power mode 0</description>
					<addressOffset>0x0010</addressOffset>
					<fields>
						<field>
							<name>PMIC_STABLE_CNT</name>
							<description>PMIC stable count for power mode 0 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_RST_CLR_CNT_P0</name>
					<description>Wake up reset clear count register for power mode 0</description>
					<addressOffset>0x0014</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_RST_CLR_CNT</name>
							<description>Wake up reset clear count for power mode 0 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_OSC_STABLE_CNT_P0</name>
					<description>Oscillator stable count register for power mode 0</description>
					<addressOffset>0x0018</addressOffset>
					<fields>
						<field>
							<name>OSC_STABLE_CNT</name>
							<description>Oscillator stable count for power mode 0 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PMU1_PWR_CHAIN_STABLE_CON</name>
					<description>PD_PMU1 power chain stable control register</description>
					<addressOffset>0x001C</addressOffset>
					<fields>
						<field>
							<name>PMU1_PWR_DWN_STABLE_CNT</name>
							<description>Stable count for PD_PMU1 power down flow. Number of clk_pmu used by counter logic.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PMU1_PWR_DWN_STABLE_EN</name>
							<description>Enable stable counter between power chains for PD_PMU1 power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PMU1_PWR_UP_STABLE_CNT</name>
							<description>Stable count for PD_PMU1 power up flow. Number of clk_pmu used by counter logic.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PMU1_PWR_UP_STABLE_EN</name>
							<description>Enable stable counter between power chains for PD_PMU1 power up flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_RET_CON0_P0</name>
					<description>DDR retention control register 0 for power mode 0</description>
					<addressOffset>0x0020</addressOffset>
					<fields>
						<field>
							<name>DDRIO_RSTIOV_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by hardware in power mode 0 procedure. Bit[12] used for DDR channel 0. Bit[13] used for DDR channel 1. Bit[14] used for DDR channel 2. Bit[15] used for DDR channel 3.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by hardware in power mode 0 procedure. Bit[8] used for DDR channel 0. Bit[9] used for DDR channel 1. Bit[10] used for DDR channel 2. Bit[11] used for DDR channel 3.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by hardware in power mode 0 procedure. Bit[4] used for DDR channel 0. Bit[5] used for DDR channel 1. Bit[6] used for DDR channel 2. Bit[7] used for DDR channel 3.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by hardware in power mode 0 procedure. Bit[0] used for DDR channel 0. Bit[1] used for DDR channel 1. Bit[2] used for DDR channel 2. Bit[3] used for DDR channel 3.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_RET_CON1_P0</name>
					<description>DDR retention control register 1 for power mode 0</description>
					<addressOffset>0x0024</addressOffset>
					<fields>
						<field>
							<name>DDRIO_RSTIOV_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by software. Bit[12] used for DDR channel 0. Bit[13] used for DDR channel 1. Bit[14] used for DDR channel 2. Bit[15] used for DDR channel 3.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by software. Bit[8] used for DDR channel 0. Bit[9] used for DDR channel 1. Bit[10] used for DDR channel 2. Bit[11] used for DDR channel 3.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by software. Bit[4] used for DDR channel 0. Bit[5] used for DDR channel 1. Bit[6] used for DDR channel 2. Bit[7] used for DDR channel 3.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by software. Bit[0] used for DDR channel 0. Bit[1] used for DDR channel 1. Bit[2] used for DDR channel 2. Bit[3] used for DDR channel 3.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_INFO_TX_CON</name>
					<description>PMU debug information transmit control register</description>
					<addressOffset>0x0030</addressOffset>
					<fields>
						<field>
							<name>INFO_TX_EN</name>
							<description>Enable PMU debug information transition.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INFO_TX_INTV_TIME</name>
							<description>The interval time between the bytes of PMU debug information.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_VERSION</name>
					<description>PMU version register</description>
					<addressOffset>0x4000</addressOffset>
					<fields>
						<field>
							<name>VERSION</name>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CON1</name>
					<description>PMU power control 1 register</description>
					<addressOffset>0x4004</addressOffset>
					<fields>
						<field>
							<name>WFI_BYPASS</name>
							<description>Bypass WFI in power mode 1 procedure. If asserted, PMU FSM does not need to wait for CPU standbywfi state before entering low power flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_BYPASS</name>
							<description>Bypass core low power flow in power mode 1 procedure. Bit[9] used to bypass BIGCORE0 low power flow. Bit[10] used to bypass BIGCORE1 low power flow. Bit[11] used to bypass LITDSU low power flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>QCH_BYPASS</name>
							<description>Bypass power Q-Channel low power flow in power mode 1 procedure. If asserted, PMU_QCHANNEL_PWR_CON cannot take effect for power Q-Channel low power flow. If you want to execute power Q-Channel low power flow, you can program PMU_QCHANNEL_PWR_SFTCON through software flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRU_BYPASS</name>
							<description>Bypass clock and reset low power flow in power mode 1 procedure. If asserted, PMU_CRU_PWR_CON cannot take effect for clock and reset low power flow. If you want to execute clock and reset low power flow, you can program PMU_CRU_PWR_SFTCON through software flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWRGATE_BYPASS</name>
							<description>Bypass power gating flow in power mode 1 procedure. If asserted, PMU_PWR_GATE_CON0/1/2 cannot take effect for power gating flow. If you want to execute power gating flow, you can program PMU_PWR_GATE_SFTCON0/1/2 through software flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_BYPASS</name>
							<description>Bypass DDR low power flow in power mode 1 procedure. If asserted, PMU_DDR_CH0/1/2/3_PWR_CON cannot take effect for DDR low power flow. If you want to execute DDR low power flow, you can program PMU_DDR_CH0/1/2/3_PWR_SFTCON through software flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUS_BYPASS</name>
							<description>Bypass BIU idle request in power mode 1 procedure. If asserted, PMU_BIU_IDLE_CON0/1/2 cannot take effect for BIU idle request. If you want to execute BIU idle request, you can program PMU_BIU_IDLE_SFTCON0/1/2 through software flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_BYPASS</name>
							<description>Bypass DSU low power flow in power mode 1 procedure.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POWERMODE1_EN</name>
							<description>Power mode 1 enable. When controller enters power mode 1 procedure. It is automatically cleared after PMU enters power mode 1 procedure.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_GLB_POWER_STS</name>
					<description>PMU global power status register</description>
					<addressOffset>0x4008</addressOffset>
					<fields>
						<field>
							<name>POWER_STATE</name>
							<description>PMU1 global power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NORMAL</name>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CORE_LP</name>
									<description>Core low power state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLUSTER_LP</name>
									<description>Cluster low power state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>QCH_LP</name>
									<description>Q-Channel low power state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_LP</name>
									<description>Bus low power state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDR_LP</name>
									<description>DDR low power state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PG_LP</name>
									<description>Power gating low power state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CR_LP</name>
									<description>Clock and reset low power state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLEEP</name>
									<description>Sleep state</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CR_ACTIVE</name>
									<description>Clock and reset active state</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PG_ACTIVE</name>
									<description>Power gating active state</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DDR_ACTIVE</name>
									<description>DDR active state</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUS_ACTIVE</name>
									<description>Bus active state</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>QCH_ACTIVE</name>
									<description>Q-Channel active state</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLUSTER_ACTIVE</name>
									<description>Cluster active state</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CORE_ACTIVE</name>
									<description>Core active state</description>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_INT_MASK_CON</name>
					<description>PMU interrupt mask control register</description>
					<addressOffset>0x400C</addressOffset>
					<fields>
						<field>
							<name>GLB_INT_MASK</name>
							<description>Global interrupt mask during DSU sleep state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>UNMASKED</name>
									<description>Interrupt is not mask</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MASKED</name>
									<description>Interrupt is mask</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_INT_CON</name>
					<description>PMU wake up interrupt control register</description>
					<addressOffset>0x4010</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_TIMEOUT_EN</name>
							<description>Enable PMU wake up timeout as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SYS_INT_EN</name>
							<description>Enable system interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_TIMER_INT_EN</name>
							<description>Enable PMU_TIMER interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_VAD_INT_EN</name>
							<description>Enable VAD interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_UART0_INT_EN</name>
							<description>Enable UART0 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_USB_INT_EN</name>
							<description>Enable USB detect interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SDIO_INT_EN</name>
							<description>Enable SDIO interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SDMMC_INT_EN</name>
							<description>Enable SDMMC detect interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_GPIO0_INT_EN</name>
							<description>Enable GPIO0 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU7_INT_EN</name>
							<description>Enable CPU7 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU6_INT_EN</name>
							<description>Enable CPU6 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU5_INT_EN</name>
							<description>Enable CPU5 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU4_INT_EN</name>
							<description>Enable CPU4 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU3_INT_EN</name>
							<description>Enable CPU3 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU2_INT_EN</name>
							<description>Enable CPU2 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU1_INT_EN</name>
							<description>Enable CPU1 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU0_INT_EN</name>
							<description>Enable CPU0 interrupt as wake up source to exit power mode 1 procedure.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_INT_STS</name>
					<description>PMU wake up interrupt status register</description>
					<addressOffset>0x4014</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_TIMEOUT_ST</name>
							<description>Wake up timeout as wake up source status.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SYS_INT_ST</name>
							<description>System interrupt as wake up source status.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_TIMER_INT_ST</name>
							<description>PMU_TIMER interrupt as wake up source status.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_VAD_INT_ST</name>
							<description>VAD interrupt as wake up source status.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_UART0_INT_ST</name>
							<description>UART0 interrupt as wake up source status.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_USB_INT_ST</name>
							<description>USB detect interrupt as wake up source status.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SDIO_INT_ST</name>
							<description>SDIO interrupt as wake up source status.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_SDMMC_INT_ST</name>
							<description>SDMMC detect interrupt as wake up source status.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_GPIO0_INT_ST</name>
							<description>GPIO0 interrupt as wake up source status.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU7_INT_ST</name>
							<description>CPU7 interrupt as wake up source status.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU6_INT_ST</name>
							<description>CPU6 interrupt as wake up source status.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU5_INT_ST</name>
							<description>CPU5 interrupt as wake up source status.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU4_INT_ST</name>
							<description>CPU4 interrupt as wake up source status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU3_INT_ST</name>
							<description>CPU3 interrupt as wake up source status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU2_INT_ST</name>
							<description>CPU2 interrupt as wake up source status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU1_INT_ST</name>
							<description>CPU1 interrupt as wake up source status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_CPU0_INT_ST</name>
							<description>CPU0 interrupt as wake up source status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH0_PWR_CON</name>
					<description>DDR channel 0 hardware power control register</description>
					<addressOffset>0x4020</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_AUTO_GATING_ENA</name>
							<description>Enable DDRPHY auto clock gating. DDRPHY's clock can be gated when in sleep mode.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's core-clock auto clock gating. Core-clock can be gated when in self-refresh mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's AXI-clock auto clock gating. AXI-clock can be gated when in self-refresh mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_ENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_ENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH1_PWR_CON</name>
					<description>DDR channel 1 hardware power control register</description>
					<addressOffset>0x4024</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_AUTO_GATING_ENA</name>
							<description>Enable DDRPHY auto clock gating. DDRPHY's clock can be gated when in sleep mode.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's core-clock auto clock gating. Core-clock can be gated when in self-refresh mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's AXI-clock auto clock gating. AXI-clock can be gated when in self-refresh mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_ENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_ENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH2_PWR_CON</name>
					<description>DDR channel 2 hardware power control register</description>
					<addressOffset>0x4028</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_AUTO_GATING_ENA</name>
							<description>Enable DDRPHY auto clock gating. DDRPHY's clock can be gated when in sleep mode.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's core-clock auto clock gating. Core-clock can be gated when in self-refresh mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's AXI-clock auto clock gating. AXI-clock can be gated when in self-refresh mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_ENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_ENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH3_PWR_CON</name>
					<description>DDR channel 3 hardware power control register</description>
					<addressOffset>0x402C</addressOffset>
					<fields>
						<field>
							<name>DDRPHY_AUTO_GATING_ENA</name>
							<description>Enable DDRPHY auto clock gating. DDRPHY's clock can be gated when in sleep mode.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's core-clock auto clock gating. Core-clock can be gated when in self-refresh mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_AUTO_GATING_ENA</name>
							<description>Enable DDRCTRL's AXI-clock auto clock gating. AXI-clock can be gated when in self-refresh mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_ENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_ENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_ENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_ENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH0_PWR_SFTCON</name>
					<description>DDR channel 0 software power control register</description>
					<addressOffset>0x4030</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_SFTENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_SFTENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH1_PWR_SFTCON</name>
					<description>DDR channel 1 software power control register</description>
					<addressOffset>0x4034</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_SFTENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_SFTENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH2_PWR_SFTCON</name>
					<description>DDR channel 2 software power control register</description>
					<addressOffset>0x4038</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_SFTENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_SFTENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_CH3_PWR_SFTCON</name>
					<description>DDR channel 3 software power control register</description>
					<addressOffset>0x403C</addressOffset>
					<fields>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_C_ACTIVE_WAIT_EXIT</name>
							<description />
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_c_active high before FSM exit self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_c_active high before FSM exit self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_A_ACTIVE_WAIT_ENTER</name>
							<description />
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_NEED</name>
									<description>Not need to wait for ddrctl_a_active low before FSM enter self-refresh state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NEED</name>
									<description>Need to wait for ddrctl_a_active low before FSM enter self- refresh state</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RST_IOV by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RSTIOV_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RST_IOV by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_EXIT_SFTENA</name>
							<description>Enable DDR exits retention mode through RETON/RETOFF by software. It is auto cleared after DDR exits retention mode.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRIO_RETON_ENTER_SFTENA</name>
							<description>Enable DDR enters retention mode through RETON/RETOFF by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_A_SFTENA</name>
							<description>Enable DDR self-refresh mode for AXI-clock domain by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_SREF_C_SFTENA</name>
							<description>Enable DDR self-refresh mode for core-clock domain by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_POWER_STS</name>
					<description>DDR power state register</description>
					<addressOffset>0x4040</addressOffset>
					<fields>
						<field>
							<name>DDR_POWER_STATE</name>
							<description>DDR power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enter self-refresh mode for AXI-clock state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enter self-refresh mode core-clock state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enter retention mode through RETON/RETOFF state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Enter retention mode through RST_IOV state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Sleep state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Exit retention mode through RST_IOV state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Exit retention mode through RETON/RETOFF state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Exit self-refresh mode for core-clock state</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Exit self-refresh mode for AXI-clock state Others: Reserved</description>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DDR_STS</name>
					<description>DDR state register</description>
					<addressOffset>0x4044</addressOffset>
					<fields>
						<field>
							<name>DDR_CH3_IO_RSTIOV</name>
							<description>DDR RST_IOV state for channel 3.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH3_A_SYSACTIVE</name>
							<description>DDRC AXI clock active for channel 3.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH3_A_SYSACK</name>
							<description>DDRC AXI hardware low-power request acknowledge for channel 3.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH3_IO_RETON</name>
							<description>DDR RETON/RETOFF state for channel 3.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH3_C_SYSACTIVE</name>
							<description>DDRC hardware low-power clock active for channel 3.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH3_C_SYSACK</name>
							<description>DDRC hardware low-power request acknowledge for channel 3.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH2_IO_RSTIOV</name>
							<description>DDR RST_IOV state for channel 2.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH2_A_SYSACTIVE</name>
							<description>DDRC AXI clock active for channel 2.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH2_A_SYSACK</name>
							<description>DDRC AXI hardware low-power request acknowledge for channel 2.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH2_IO_RETON</name>
							<description>DDR RETON/RETOFF state for channel 2.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH2_C_SYSACTIVE</name>
							<description>DDRC hardware low-power clock active for channel 2.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH2_C_SYSACK</name>
							<description>DDRC hardware low-power request acknowledge for channel 2.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH1_IO_RSTIOV</name>
							<description>DDR RST_IOV state for channel 1.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH1_A_SYSACTIVE</name>
							<description>DDRC AXI clock active for channel 1.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH1_A_SYSACK</name>
							<description>DDRC AXI hardware low-power request acknowledge for channel 1.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH1_IO_RETON</name>
							<description>DDR RETON/RETOFF state for channel 1.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH1_C_SYSACTIVE</name>
							<description>DDRC hardware low-power clock active for channel 1.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH1_C_SYSACK</name>
							<description>DDRC hardware low-power request acknowledge for channel 1.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH0_IO_RSTIOV</name>
							<description>DDR RST_IOV state for channel 0.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH0_A_SYSACTIVE</name>
							<description>DDRC AXI clock active for channel 0.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH0_A_SYSACK</name>
							<description>DDRC AXI hardware low-power request acknowledge for channel 0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_CH0_IO_RETON</name>
							<description>DDR RETON/RETOFF state for channel 0.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH0_C_SYSACTIVE</name>
							<description>DDRC hardware low-power clock active for channel 0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTRL_CH0_C_SYSACK</name>
							<description>DDRC hardware low-power request acknowledge for channel 0.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CRU_PWR_CON</name>
					<description>Clock and reset hardware power control register</description>
					<addressOffset>0x4050</addressOffset>
					<fields>
						<field>
							<name>POWER_OFF_IO_ENA</name>
							<description>Enable VCCIO enter low power mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_BUS_CLK_SRC_GATE_ENA</name>
							<description>Gating BIU_BUS's clock source during clock low power mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM_SWITCH_IOUT</name>
							<description>PWM output.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>It is set 0 for RK3588.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM_GPIO_IOE_ENA</name>
							<description>PWM output enable.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>` It is set 0 for RK3588.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM_SWITCH_ENA</name>
							<description>PWM switch enable.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<description>` It is set 0 for RK3588.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POWER_OFF_ENA</name>
							<description>Enable chip power off by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ALIVE_OSC_ENA</name>
							<description>Enable clk_pmu/hclk_pmu/pclk_pmu switch to oscillator by hardware. When alive_32k_ena is asserted, this bit is ignored.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INPUT_CLAMP_ENA</name>
							<description>Enable VD_PMU input clamped by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_RST_ENA</name>
							<description>Enable wake up reset by hardware. If asserted, all registers without reset hold will be reset after chip wake up.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_DIS_ENA</name>
							<description>Disable oscillator by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ALIVE_32K_ENA</name>
							<description>Enable pclk_pmu and clk_pmu switch to 32KHz clock by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CRU_PWR_SFTCON</name>
					<description>Clock and reset software power control register</description>
					<addressOffset>0x4054</addressOffset>
					<fields>
						<field>
							<name>POWER_OFF_IO_SFTENA</name>
							<description>Enable VCCIO enter low power mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POWER_OFF_SFTENA</name>
							<description>Enable chip power off by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ALIVE_OSC_SFTENA</name>
							<description>Enable clk_pmu/hclk_pmu/pclk_pmu switch to oscillator by software. When alive_32k_ena is asserted, this bit is ignored.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INPUT_CLAMP_SFTENA</name>
							<description>Enable VD_PMU input clamp by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_RST_SFTENA</name>
							<description>Enable wake up reset by software. If asserted, all digital except IP with reset hold will be reset.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_DIS_SFTENA</name>
							<description>Disable oscillator by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ALIVE_32K_SFTENA</name>
							<description>Enable pclk_pmu and clk_pmu switch to 32KHz clock by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CRU_POWER_STS</name>
					<description>Clock and reset power state register</description>
					<addressOffset>0x4058</addressOffset>
					<fields>
						<field>
							<name>CRU_POWER_STATE</name>
							<description>Clock and reset power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Clock low frequency state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>PLL power down state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Input clamp state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Oscillator disable state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Sleep state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Wake up state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Input clamp release state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Oscillator enable state</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Clock high frequency state</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Wake up reset clear state</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>PLL power up state Others: Reserved</description>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PLLPD_CON0</name>
					<description>PLL hardware power control register 0</description>
					<addressOffset>0x4060</addressOffset>
					<fields>
						<field>
							<name>NPLL_PD_ENA</name>
							<description>Enable power down NPLL by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_PD_ENA</name>
							<description>Enable power down CPLL by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_PD_ENA</name>
							<description>Enable power down GPLL by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUPLL_PD_ENA</name>
							<description>Enable power down AUPLL by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>V0PLL_PD_ENA</name>
							<description>Enable power down V0PLL by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_PD_ENA</name>
							<description>Enable power down D3BPLL by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_PD_ENA</name>
							<description>Enable power down D3APLL by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_PD_ENA</name>
							<description>Enable power down D2BPLL by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_PD_ENA</name>
							<description>Enable power down D2APLL by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_PD_ENA</name>
							<description>Enable power down D1BPLL by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_PD_ENA</name>
							<description>Enable power down D1APLL by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_PD_ENA</name>
							<description>Enable power down D0BPLL by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_PD_ENA</name>
							<description>Enable power down D0APLL by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_PD_ENA</name>
							<description>Enable power down LPLL by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_PD_ENA</name>
							<description>Enable power down B1PLL by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_PD_ENA</name>
							<description>Enable power down B0PLL by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PLLPD_CON1</name>
					<description>PLL hardware power control register 1</description>
					<addressOffset>0x4064</addressOffset>
					<fields>
						<field>
							<name>SPLL_PD_ENA</name>
							<description>Enable power down SPLL by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_PD_ENA</name>
							<description>Enable power down PPLL by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PLLPD_SFTCON0</name>
					<description>PLL software power control register 0</description>
					<addressOffset>0x4068</addressOffset>
					<fields>
						<field>
							<name>NPLL_PD_SFTENA</name>
							<description>Enable power down NPLL by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPLL_PD_SFTENA</name>
							<description>Enable power down CPLL by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPLL_PD_SFTENA</name>
							<description>Enable power down GPLL by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUPLL_PD_SFTENA</name>
							<description>Enable power down AUPLL by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>V0PLL_PD_SFTENA</name>
							<description>Enable power down V0PLL by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3BPLL_PD_SFTENA</name>
							<description>Enable power down D3BPLL by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D3APLL_PD_SFTENA</name>
							<description>Enable power down D3APLL by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2BPLL_PD_SFTENA</name>
							<description>Enable power down D2BPLL by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D2APLL_PD_SFTENA</name>
							<description>Enable power down D2APLL by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1BPLL_PD_SFTENA</name>
							<description>Enable power down D1BPLL by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D1APLL_PD_SFTENA</name>
							<description>Enable power down D1APLL by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0BPLL_PD_SFTENA</name>
							<description>Enable power down D0BPLL by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>D0APLL_PD_SFTENA</name>
							<description>Enable power down D0APLL by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPLL_PD_SFTENA</name>
							<description>Enable power down LPLL by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B1PLL_PD_SFTENA</name>
							<description>Enable power down B1PLL by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>B0PLL_PD_SFTENA</name>
							<description>Enable power down B0PLL by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PLLPD_SFTCON1</name>
					<description>PLL software power control register 1</description>
					<addressOffset>0x406C</addressOffset>
					<fields>
						<field>
							<name>SPLL_PD_SFTENA</name>
							<description>Enable power down SPLL by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PPLL_PD_SFTENA</name>
							<description>Enable power down PPLL by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PMIC_STABLE_CNT</name>
					<description>PMIC stable count register</description>
					<addressOffset>0x4080</addressOffset>
					<fields>
						<field>
							<name>PMIC_STABLE_CNT</name>
							<description>PMIC stable count for mode 1 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_OSC_STABLE_CNT</name>
					<description>Oscillator stable count register</description>
					<addressOffset>0x4084</addressOffset>
					<fields>
						<field>
							<name>OSC_STABLE_CNT</name>
							<description>Oscillator stable count for mode 1 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_RST_CLR_ CNT</name>
					<description>Wake up reset clear count register</description>
					<addressOffset>0x4088</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_RST_CLR_CNT</name>
							<description>Wake up reset clear count for mode 1 procedure. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PLL_LOCK_CNT</name>
					<description>PLL lock count register</description>
					<addressOffset>0x408C</addressOffset>
					<fields>
						<field>
							<name>PLL_LOCK_CNT</name>
							<description>Count for PLL from power up to lock. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_WAKEUP_TIMEOUT_ CNT</name>
					<description>PMU wake up timeout count register</description>
					<addressOffset>0x4094</addressOffset>
					<fields>
						<field>
							<name>WAKEUP_TIMEOUT_CNT</name>
							<description>Wake up timeout count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWM_SWITCH_CNT</name>
					<description>PWM switch stable count register</description>
					<addressOffset>0x4098</addressOffset>
					<fields>
						<field>
							<name>PWM_SWITCH_CNT</name>
							<description>PWM switch count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SYS_REG0</name>
					<description>PMU system register 0. It cannot be reset by software.</description>
					<addressOffset>0x4100</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG1</name>
					<description>PMU system register 1. It cannot be reset by software.</description>
					<addressOffset>0x4104</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG2</name>
					<description>PMU system register 2. It cannot be reset by software.</description>
					<addressOffset>0x4108</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG3</name>
					<description>PMU system register 3. It cannot be reset by software.</description>
					<addressOffset>0x410C</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG4</name>
					<description>PMU system register 4. It cannot be reset by software.</description>
					<addressOffset>0x4110</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG5</name>
					<description>PMU system register 5. It cannot be reset by software.</description>
					<addressOffset>0x4114</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG6</name>
					<description>PMU system register 6. It cannot be reset by software.</description>
					<addressOffset>0x4118</addressOffset>
				</register>
				<register>
					<name>PMU_SYS_REG7</name>
					<description>PMU system register 7. It cannot be reset by software.</description>
					<addressOffset>0x411C</addressOffset>
				</register>
				<register>
					<name>PMU_PWR_CON2</name>
					<description>PMU hardware power control 2 register</description>
					<addressOffset>0x8000</addressOffset>
					<fields>
						<field>
							<name>CPU7_LP_BYPASS</name>
							<description>Bypass CPU7 low power flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_LP_BYPASS</name>
							<description>Bypass CPU6 low power flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_LP_BYPASS</name>
							<description>Bypass CPU5 low power flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_LP_BYPASS</name>
							<description>Bypass CPU4 low power flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_LP_BYPASS</name>
							<description>Bypass CPU3 low power flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_LP_BYPASS</name>
							<description>Bypass CPU2 low power flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_LP_BYPASS</name>
							<description>Bypass CPU1 low power flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_LP_BYPASS</name>
							<description>Bypass CPU0 low power flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_PWR_CON</name>
					<description>DSU hardware power control register</description>
					<addressOffset>0x8004</addressOffset>
					<fields>
						<field>
							<name>DSU_MEM_DWN_ACK_CLAMP_ENA</name>
							<description>Enable clamp for VD_DSU memory power down acknowledge. This bit should be set to 1 if dsu_pwroff_ena=1 and VD_DSU will be power off.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_DWN_ACK_BYPASS9</name>
							<description>used to bypass other memory power down acknowledge. If memory is power down before DSU enter power down mode, you should set relative bypass bit high.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_DWN_ACK_BYPASS8</name>
							<description>used to bypass "L3 Tag ways 8~11, L3 Data portion 1 RAMs" memory power down acknowledge.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_DWN_ACK_BYPASS7</name>
							<description>used to bypass "L3 Tag ways 4~7" memory power down acknowledge.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_DWN_ACK_BYPASS6</name>
							<description>used to bypass "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs" memory power down acknowledge.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_DWN_ACK_BYPASS5</name>
							<description>used to bypass "Snoop filter and LTDB RAMs" memory power down acknowledge.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_FUNCRET_ENA</name>
							<description>Enable DSU FUNC_RET mode by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_CLUSTERPACTIVE_BIT_FULL_FLAG</name>
							<description>CLUSTERPACTIVE bit full flag. If DSU power mode wants to transfer from any mode to FULL ON or FULL FUNC_RET, this bit should be set to 1. Otherwise, this bit should be set to 0.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DSU_PWROFF_ENA</name>
							<description>Enable VD_LITDSU power off by hardware. If you just power down VD_LITDSU memory but not power off VD_LITDSU, this bit should be set to 0. If you want to power off VD_LITDSU by hardware, this bit should be set to 1.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_PWRDN_ENA</name>
							<description>Enable VD_LITDSU power down by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_PWR_SFTCON</name>
					<description>DSU software power control register</description>
					<addressOffset>0x8008</addressOffset>
					<fields>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_RETSF</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is SFONLY FUNC_RET mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_RET1P4</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 1/4 FUNC_RET mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_RET1P2</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 1/2 FUNC_RET mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_RET3P4</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 3/4 FUNC_RET mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_ONSF</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is SFONLY ON mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_ON1P4</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 1/4 ON mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_ON1P2</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 1/2 ON mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_ON3P4</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is 3/4 ON mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_FUNCRET</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is FUNC_RET mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_FULLON</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is FULL ON mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_CLUSTERPACTIVE_OFF</name>
							<description>CLUSTERPACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when CLUSTERPREQ is active. It is used when DSU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_PWROFF_SFTENA</name>
							<description>Enable VD_LITDSU power off by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_PWRDN_SFTENA</name>
							<description>Enable VD_LITDSU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_AUTO_PWR_CON</name>
					<description>DSU automatic power control register</description>
					<addressOffset>0x800C</addressOffset>
					<fields>
						<field>
							<name>DSU_AUTO_RETSF_ENA</name>
							<description>Enable DSU enters SFONLY FUNC_RET mode automatically.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_RET1P4_ENA</name>
							<description>Enable DSU enters 1/4 FUNC_RET mode automatically.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_RET1P2_ENA</name>
							<description>Enable DSU enters 1/2 FUNC_RET mode automatically.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_RET3P4_ENA</name>
							<description>Enable DSU enters 3/4 FUNC_RET mode automatically.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_ONSF_ENA</name>
							<description>Enable DSU enters SFONLY ON mode automatically.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_ON1P4_ENA</name>
							<description>Enable DSU enters 1/4 ON mode automatically.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_ON1P2_ENA</name>
							<description>Enable DSU enters 1/2 ON mode automatically.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_ON3P4_ENA</name>
							<description>Enable DSU enters 3/4 ON mode automatically.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_FULLON_ENA</name>
							<description>Enable DSU enters FULL ON mode automatically.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_AUTO_FUNCRET_ENA</name>
							<description>Enable DSU enters FUNC_RET mode automatically.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_SFT_WAKEUP_ENA</name>
							<description>Enable VD_LITDSU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as VD_LITDSU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_LP_EN</name>
							<description>Enable VD_LITDSU low power mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU0_AUTO_PWR_CON</name>
					<description>CPU0 automatic power control register</description>
					<addressOffset>0x8010</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMUOFF_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU1_AUTO_PWR_CON</name>
					<description>CPU1 automatic power control register</description>
					<addressOffset>0x8014</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU2_AUTO_PWR_CON</name>
					<description>CPU2 automatic power control register</description>
					<addressOffset>0x8018</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU3_AUTO_PWR_CON</name>
					<description>CPU3 automatic power control register</description>
					<addressOffset>0x801C</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU4_AUTO_PWR_CON</name>
					<description>CPU4 automatic power control register</description>
					<addressOffset>0x8020</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU5_AUTO_PWR_CON</name>
					<description>CPU5 automatic power control register</description>
					<addressOffset>0x8024</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU6_AUTO_PWR_CON</name>
					<description>CPU6 automatic power control register</description>
					<addressOffset>0x8028</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU7_AUTO_PWR_CON</name>
					<description>CPU7 automatic power control register</description>
					<addressOffset>0x802C</addressOffset>
					<fields>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_ENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_ENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_ONLY_MEMOFF_ENA</name>
							<description>Enable only power down CPU memory. i.e., just power down memory, but not other digital logic when CPU in OFF mode.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_EMU_ENA</name>
							<description>Enable CPU emulated off mode by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_MEM_LS_ENA</name>
							<description>Enable CPU memory light sleep mode by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_ENA</name>
							<description>Enable CPU debug recovery mode by hardware. It is auto cleared when FSM enters debug recovery state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_RET_ENA</name>
							<description>Enable CPU retention mode by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_WAKEUP_ENA</name>
							<description>Enable CPU wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as CPU wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_AUTO_PWRDN_ENA</name>
							<description>Enable CPU power down automatically.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU0_PWR_SFTCON</name>
					<description>CPU0 software power control register</description>
					<addressOffset>0x8030</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU1_PWR_SFTCON</name>
					<description>CPU1 software power control register</description>
					<addressOffset>0x8034</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU2_PWR_SFTCON</name>
					<description>CPU2 software power control register</description>
					<addressOffset>0x8038</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU3_PWR_SFTCON</name>
					<description>CPU3 software power control register</description>
					<addressOffset>0x803C</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU4_PWR_SFTCON</name>
					<description>CPU4 software power control register</description>
					<addressOffset>0x8040</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU5_PWR_SFTCON</name>
					<description>CPU5 software power control register</description>
					<addressOffset>0x8044</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU6_PWR_SFTCON</name>
					<description>CPU6 software power control register</description>
					<addressOffset>0x8048</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU7_PWR_SFTCON</name>
					<description>CPU7 software power control register</description>
					<addressOffset>0x804C</addressOffset>
					<fields>
						<field>
							<name>CPU_MEM_LS_SFTENA</name>
							<description>Enable CPU memory light sleep mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCPUPORESET_SFTENA</name>
							<description>Enable CPU enters cold reset by assert ncpureset when CPU in debug recovery mode by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_DBGRCV_NCORERESET_SFTENA</name>
							<description>Enable CPU enters warm reset by assert ncorereset when CPU in debug recovery mode by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_DBGRCV</name>
							<description>PACTIVE bit generated by software when requested mode is debug recovery mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_EMUOFF</name>
							<description>PACTIVE bit generated by software when requested mode is emulated off mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_RET</name>
							<description>PACTIVE bit generated by software when requested mode is retention mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_ON</name>
							<description>PACTIVE bit generated by software when requested mode is ON mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_SFT_PACTIVE_OFF</name>
							<description>PACTIVE bit generated by software when requested mode is OFF mode. High active. It is auto cleared when PREQ is active. It is used when CPU power mode transition is controlled by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_PWR_CON</name>
					<description>BIGCORE0 hardware power control register</description>
					<addressOffset>0x8050</addressOffset>
					<fields>
						<field>
							<name>CORE_PWR_CNT_ENA</name>
							<description>Enable counter to wait for VD_BIGCORE0 power on or power off stability.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_CPU_PWRDN_ENA</name>
							<description>Enable CPU power down when VD_BIGCORE0 power down by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWROFF_ENA</name>
							<description>Enable VD_BIGCORE0 power off by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWRDN_ENA</name>
							<description>Enable VD_BIGCORE0 power down by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_PWR_CON</name>
					<description>BIGCORE1 hardware power control register</description>
					<addressOffset>0x8054</addressOffset>
					<fields>
						<field>
							<name>CORE_PWR_CNT_ENA</name>
							<description>Enable counter to wait for VD_BIGCORE1 power on or power off stability.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_CPU_PWRDN_ENA</name>
							<description>Enable CPU power down when VD_BIGCORE1 power down by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWROFF_ENA</name>
							<description>Enable VD_BIGCORE1 power off by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWRDN_ENA</name>
							<description>Enable VD_BIGCORE1 power down by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_PWR_SFTCON</name>
					<description>BIGCORE0 software power control register</description>
					<addressOffset>0x8058</addressOffset>
					<fields>
						<field>
							<name>CORE_DWN_ACK_CLAMP_ENA</name>
							<description>Enable clamp for VD_BIGCORE0 power down acknowledge. This bit should be set to 1 if VD_BIGCORE0 power off.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down when VD_BIGCORE0 power down by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWROFF_SFTENA</name>
							<description>Enable VD_BIGCORE0 power off by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWRDN_SFTENA</name>
							<description>Enable VD_BIGCORE0 power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_PWR_SFTCON</name>
					<description>BIGCORE1 software power control register</description>
					<addressOffset>0x805C</addressOffset>
					<fields>
						<field>
							<name>CORE_DWN_ACK_CLAMP_ENA</name>
							<description>Enable clamp for VD_BIGCORE1 power down acknowledge. This bit should be set to 1 if VD_BIGCORE1 power off.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_CPU_PWRDN_SFTENA</name>
							<description>Enable CPU power down when VD_BIGCORE1 power down by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWROFF_SFTENA</name>
							<description>Enable VD_BIGCORE1 power off by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_PWRDN_SFTENA</name>
							<description>Enable VD_BIGCORE1 power down by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_AUTO_PWR_CON</name>
					<description>BIGCORE0 automatic power control register</description>
					<addressOffset>0x8060</addressOffset>
					<fields>
						<field>
							<name>CORE_INT_WAKEUP_SFTENA</name>
							<description>Enable VD_BIGCORE0 wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as VD_BIGCORE0 wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_LP_EN</name>
							<description>Enable VD_BIGCORE0 low power mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_AUTO_PWR_CON</name>
					<description>BIGCORE1 automatic power control register</description>
					<addressOffset>0x8064</addressOffset>
					<fields>
						<field>
							<name>CORE_INT_WAKEUP_SFTENA</name>
							<description>Enable VD_BIGCORE1 wake up by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Wake up source inactive</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Wake up source active</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_INT_WAKEUP_ENA</name>
							<description>Enable interrupt as VD_BIGCORE1 wake up source.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE_LP_EN</name>
							<description>Enable VD_BIGCORE1 low power mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_BIU_AUTO_CON</name>
					<description>Cluster BIU automatic power control register</description>
					<addressOffset>0x8068</addressOffset>
					<fields>
						<field>
							<name>BIU_AUTO_LITDSU_ENA</name>
							<description>If enable, BIU_LITDSU corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIU_AUTO_DSU_ENA</name>
							<description>If enable, BIU_DSU corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIU_AUTO_BIGCORE1_ENA</name>
							<description>If enable, BIU_BIGCORE1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIU_AUTO_BIGCORE0_ENA</name>
							<description>If enable, BIU_BIGCORE0 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_BIU_IDLE_CON</name>
					<description>Cluster BIU idle request hardware control register</description>
					<addressOffset>0x8070</addressOffset>
					<fields>
						<field>
							<name>ADB400_CORE_QCH_ENA</name>
							<description>Enable core ADB400 Q-Channel power control by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_LITDSU_ENA</name>
							<description>Enable sending idle request to BIU_LITDSU by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DSU_ENA</name>
							<description>Enable sending idle request to BIU_DSU by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BIGCORE1_ENA</name>
							<description>Enable sending idle request to BIU_BIGCORE1 by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BIGCORE0_ENA</name>
							<description>Enable sending idle request to BIU_BIGCORE0 by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_BIU_IDLE_SFTCON</name>
					<description>Cluster BIU idle request software control register</description>
					<addressOffset>0x8074</addressOffset>
					<fields>
						<field>
							<name>ADB400_CORE_QCH_SFTENA</name>
							<description>Enable core ADB400 Q-Channel power control by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_LITDSU_SFTENA</name>
							<description>Enable sending idle request to BIU_LITDSU by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DSU_SFTENA</name>
							<description>Enable sending idle request to BIU_DSU by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BIGCORE1_SFTENA</name>
							<description>Enable sending idle request to BIU_BIGCORE1 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BIGCORE0_SFTENA</name>
							<description>Enable sending idle request to BIU_BIGCORE0 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_BIU_IDLE_ACK_STS</name>
					<description>Cluster BIU idle acknowledge status register</description>
					<addressOffset>0x8078</addressOffset>
					<fields>
						<field>
							<name>ADB400_CORE_PACCEPT</name>
							<description>PACCEPT state from core ADB400.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_LITDSU</name>
							<description>BIU_LITDSU idle acknowledge state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_DSU</name>
							<description>BIU_DSU idle acknowledge state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_BIGCORE1</name>
							<description>BIU_BIGCORE1 idle acknowledge state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_BIGCORE0</name>
							<description>BIU_BIGCORE0 idle acknowledge state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_BIU_IDLE_STS</name>
					<description>Cluster BIU idle status register</description>
					<addressOffset>0x807C</addressOffset>
					<fields>
						<field>
							<name>ADB400_CORE_PACTIVE</name>
							<description>PACTIVE state from core ADB400.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_LITDSU</name>
							<description>BIU_LITDSU idle state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_DSU</name>
							<description>BIU_DSU idle state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_BIGCORE1</name>
							<description>BIU_BIGCORE1 idle state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_BIGCORE0</name>
							<description>BIU_BIGCORE0 idle state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_STS</name>
					<description>Cluster status register</description>
					<addressOffset>0x8080</addressOffset>
					<fields>
						<field>
							<name>CPU7_STANDBYWFI</name>
							<description>CPU7 standbywfi state.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_STANDBYWFI</name>
							<description>CPU6 standbywfi state.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_STANDBYWFI</name>
							<description>CPU5 standbywfi state.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_STANDBYWFI</name>
							<description>CPU4 standbywfi state.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_STANDBYWFI</name>
							<description>CPU3 standbywfi state.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_STANDBYWFI</name>
							<description>CPU2 standbywfi state.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_STANDBYWFI</name>
							<description>CPU1 standbywfi state.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_STANDBYWFI</name>
							<description>CPU0 standbywfi state.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT</name>
									<description>Not standbywfi</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STANDBY</name>
									<description>Standbywfi</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_HANDSHAKE</name>
							<description>DSU P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_HANDSHAKE</name>
							<description>CPU7 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_HANDSHAKE</name>
							<description>CPU6 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_HANDSHAKE</name>
							<description>CPU5 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_HANDSHAKE</name>
							<description>CPU4 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_HANDSHAKE</name>
							<description>CPU3 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_HANDSHAKE</name>
							<description>CPU2 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_HANDSHAKE</name>
							<description>CPU1 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_HANDSHAKE</name>
							<description>CPU0 P-Channel hand shake state. If P-Channel request is accepted, it is set to 1; If P-Channel request is denied, it is set to 0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_HAND_SHAKE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HAND_SHAKE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_DWN_STAT</name>
							<description>VD_LITDSU power state.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CORE1_DWN_STAT</name>
							<description>VD_BIGCORE1 power state.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CORE0_DWN_STAT</name>
							<description>VD_BIGCORE0 power state.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_DWN_STAT</name>
							<description>PD_CPU7 power state.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_DWN_STAT</name>
							<description>PD_CPU6 power state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_DWN_STAT</name>
							<description>PD_CPU5 power state.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_DWN_STAT</name>
							<description>PD_CPU4 power state.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_DWN_STAT</name>
							<description>PD_CPU3 power state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_DWN_STAT</name>
							<description>PD_CPU2 power state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_DWN_STAT</name>
							<description>PD_CPU1 power state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_DWN_STAT</name>
							<description>PD_CPU0 power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_POWER_STS0</name>
					<description>Cluster power status register 0</description>
					<addressOffset>0x8084</addressOffset>
					<fields>
						<field>
							<name>CPU7_POWER_STATE</name>
							<description>CPU7 power state. Others: Reserved</description>
							<bitOffset>28</bitOffset>
							<bitWidth>3</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_POWER_STATE</name>
							<description>CPU6 power state. Others: Reserved</description>
							<bitOffset>24</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_POWER_STATE</name>
							<description>CPU5 power state. Others: Reserved</description>
							<bitOffset>20</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_POWER_STATE</name>
							<description>CPU4 power state. Others: Reserved</description>
							<bitOffset>16</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_POWER_STATE</name>
							<description>CPU3 power state. Others: Reserved</description>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_POWER_STATE</name>
							<description>CPU2 power state. Others: Reserved</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_POWER_STATE</name>
							<description>CPU1 power state. Others: Reserved</description>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_POWER_STATE</name>
							<description>CPU0 power state. Others: Reserved</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Off state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Emulated off state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Retention state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Debug recovery state</description>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_POWER_STS1</name>
					<description>Cluster power status register 1</description>
					<addressOffset>0x8088</addressOffset>
					<fields>
						<field>
							<name>DSU_POWER_STATE</name>
							<description>DSU power state.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU transfer idle state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU power down state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU sleep state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU wake up state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU power up state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU transfer resume state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU FUNC_RET state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 3/4 ON state</description>
									<value>8</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 1/2 ON state</description>
									<value>9</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 1/4 ON state</description>
									<value>10</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU SFONLY ON state</description>
									<value>11</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 3/4 FUNC_RET state</description>
									<value>12</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 1/2 FUNC_RET state</description>
									<value>13</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU 1/4 FUNC_RET state</description>
									<value>14</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>DSU SFONLY FUNC_RET state</description>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE1_POWER_STATE</name>
							<description>BIGCORE1 power state. Others: Reserved</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>CPU power down state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core transfer idle state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core power down state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core sleep state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core wake up state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core power up state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core transfer resume state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>CPU power up state</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE0_POWER_STATE</name>
							<description>BIGCORE0 power state. Others: Reserved</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>CPU power down state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core transfer idle state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core power down state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core sleep state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core wake up state</description>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core power up state</description>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Core transfer resume state</description>
									<value>7</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>CPU power up state</description>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_PCHANNEL_STS0</name>
					<description>Cluster P-Channel status register 0</description>
					<addressOffset>0x808C</addressOffset>
					<fields>
						<field>
							<name>CPU3_PDENY</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PACCEPT</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PACTIVE8</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PACTIVE7</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PACTIVE5</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PACTIVE1</name>
							<description>CPU3 P-Channel status.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PDENY</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PACCEPT</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PACTIVE8</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PACTIVE7</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PACTIVE5</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PACTIVE1</name>
							<description>CPU2 P-Channel status.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PDENY</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PACCEPT</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PACTIVE8</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PACTIVE7</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PACTIVE5</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PACTIVE1</name>
							<description>CPU1 P-Channel status.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PDENY</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PACCEPT</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PACTIVE8</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PACTIVE7</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PACTIVE5</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PACTIVE1</name>
							<description>CPU0 P-Channel status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_PCHANNEL_STS1</name>
					<description>Cluster P-Channel status register 1</description>
					<addressOffset>0x8090</addressOffset>
					<fields>
						<field>
							<name>CPU7_PDENY</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PACCEPT</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PACTIVE8</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PACTIVE7</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PACTIVE5</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PACTIVE1</name>
							<description>CPU7 P-Channel status.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PDENY</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PACCEPT</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PACTIVE8</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PACTIVE7</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PACTIVE5</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PACTIVE1</name>
							<description>CPU6 P-Channel status.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PDENY</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PACCEPT</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PACTIVE8</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PACTIVE7</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PACTIVE5</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PACTIVE1</name>
							<description>CPU5 P-Channel status.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PDENY</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PACCEPT</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PACTIVE8</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PACTIVE7</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PACTIVE5</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PACTIVE1</name>
							<description>CPU4 P-Channel status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CLUSTER_PCHANNEL_STS2</name>
					<description>Cluster P-Channel status register 2</description>
					<addressOffset>0x8094</addressOffset>
					<fields>
						<field>
							<name>CLUSTERPDENY</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACCEPT</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE19</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE18</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE17</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE16</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE8</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE7</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLUSTERPACTIVE2</name>
							<description>DSU P-Channel status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU_PWR_CHAIN_STABLE_CON</name>
					<description>CPU power chain stable control register</description>
					<addressOffset>0x8098</addressOffset>
					<fields>
						<field>
							<name>CPU7_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU7 power down flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU6 power down flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU5 power down flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU4 power down flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU3 power down flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU2 power down flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU1 power down flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU0 power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU7 power up flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU6 power up flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU5 power up flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU4 power up flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU3 power up flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU2 power up flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU1 power up flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CPU0 power up flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_MEM_PWR_CON</name>
					<description>DSU memory power control register</description>
					<addressOffset>0x809C</addressOffset>
					<fields>
						<field>
							<name>DSU_MEM_LS_SFTENA3</name>
							<description>used to light sleep "L3 Tag ways 8~11, L3 Data portion 1 RAMs".</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_SFTENA2</name>
							<description>used to light sleep "L3 Tag ways 4~7".</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_SFTENA1</name>
							<description>used to light sleep "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs".</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_SFTENA0</name>
							<description>used to light sleep "Snoop filter and LTDB RAMs".</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_SFTENA3</name>
							<description>used to shutdown "L3 Tag ways 8~11, L3 Data portion 1 RAMs".</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_SFTENA2</name>
							<description>used to shutdown "L3 Tag ways 4~7".</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_SFTENA1</name>
							<description>used to shutdown "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs".</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_SFTENA0</name>
							<description>used to shutdown "Snoop filter and LTDB RAMs".</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_ENA3</name>
							<description>used to light sleep "L3 Tag ways 8~11, L3 Data portion 1 RAMs".</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_ENA2</name>
							<description>used to light sleep "L3 Tag ways 4~7".</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_ENA1</name>
							<description>used to light sleep "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs".</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_LS_ENA0</name>
							<description>used to light sleep "Snoop filter and LTDB RAMs".</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_ENA3</name>
							<description>used to shutdown "L3 Tag ways 8~11, L3 Data portion 1 RAMs".</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_ENA2</name>
							<description>used to shutdown "L3 Tag ways 4~7".</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_ENA1</name>
							<description>used to shutdown "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs".</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_MEM_SD_ENA0</name>
							<description>used to shutdown "Snoop filter and LTDB RAMs".</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_STABLE_CNT</name>
					<description>DSU power stable count register</description>
					<addressOffset>0x80B0</addressOffset>
					<fields>
						<field>
							<name>DSU_STABLE_CNT</name>
							<description>VD_DSU power stable count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_PWRUP_CNT</name>
					<description>DSU power up count register</description>
					<addressOffset>0x80B4</addressOffset>
					<fields>
						<field>
							<name>DSU_PWRUP_CNT</name>
							<description>VD_DSU power up count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DSU_PWRDN_CNT</name>
					<description>DSU power down count register</description>
					<addressOffset>0x80B8</addressOffset>
					<fields>
						<field>
							<name>DSU_PWRDN_CNT</name>
							<description>VD_DSU power down count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_STABLE_CNT</name>
					<description>BIGCORE0 power stable count register</description>
					<addressOffset>0x80BC</addressOffset>
					<fields>
						<field>
							<name>CORE0_STABLE_CNT</name>
							<description>VD_BIGCORE0 power stable count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_PWRUP_CNT</name>
					<description>BIGCORE0 power up count register</description>
					<addressOffset>0x80C0</addressOffset>
					<fields>
						<field>
							<name>CORE0_PWRUP_CNT</name>
							<description>VD_BIGCORE0 power up count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE0_PWRDN_CNT</name>
					<description>BIGCORE0 power down count register</description>
					<addressOffset>0x80C4</addressOffset>
					<fields>
						<field>
							<name>CORE0_PWRDN_CNT</name>
							<description>VD_BIGCORE0 power down count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_STABLE_CNT</name>
					<description>BIGCORE1 power stable count register</description>
					<addressOffset>0x80C8</addressOffset>
					<fields>
						<field>
							<name>CORE1_STABLE_CNT</name>
							<description>VD_BIGCORE1 power stable count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_PWRUP_CNT</name>
					<description>BIGCORE1 power up count register</description>
					<addressOffset>0x80CC</addressOffset>
					<fields>
						<field>
							<name>CORE1_PWRUP_CNT</name>
							<description>VD_BIGCORE1 power up count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CORE1_PWRDN_CNT</name>
					<description>BIGCORE1 power down count register</description>
					<addressOffset>0x80D0</addressOffset>
					<fields>
						<field>
							<name>CORE1_PWRDN_CNT</name>
							<description>VD_BIGCORE1 power down count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU0_DBG_RST_CNT</name>
					<description>CPU0 debug reset count register</description>
					<addressOffset>0x80D4</addressOffset>
					<fields>
						<field>
							<name>CPU0_DBG_RST_CNT</name>
							<description>CPU0 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU1_DBG_RST_CNT</name>
					<description>CPU1 debug reset count register</description>
					<addressOffset>0x80D8</addressOffset>
					<fields>
						<field>
							<name>CPU1_DBG_RST_CNT</name>
							<description>CPU1 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU2_DBG_RST_CNT</name>
					<description>CPU2 debug reset count register</description>
					<addressOffset>0x80DC</addressOffset>
					<fields>
						<field>
							<name>CPU2_DBG_RST_CNT</name>
							<description>CPU2 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU3_DBG_RST_CNT</name>
					<description>CPU3 debug reset count register</description>
					<addressOffset>0x80E0</addressOffset>
					<fields>
						<field>
							<name>CPU3_DBG_RST_CNT</name>
							<description>CPU3 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU4_DBG_RST_CNT</name>
					<description>CPU4 debug reset count register</description>
					<addressOffset>0x80E4</addressOffset>
					<fields>
						<field>
							<name>CPU4_DBG_RST_CNT</name>
							<description>CPU4 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU5_DBG_RST_CNT</name>
					<description>CPU5 debug reset count register</description>
					<addressOffset>0x80E8</addressOffset>
					<fields>
						<field>
							<name>CPU5_DBG_RST_CNT</name>
							<description>CPU5 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU6_DBG_RST_CNT</name>
					<description>CPU6 debug reset count register</description>
					<addressOffset>0x80EC</addressOffset>
					<fields>
						<field>
							<name>CPU6_DBG_RST_CNT</name>
							<description>CPU6 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_CPU7_DBG_RST_CNT</name>
					<description>CPU7 debug reset count register</description>
					<addressOffset>0x80F0</addressOffset>
					<fields>
						<field>
							<name>CPU7_DBG_RST_CNT</name>
							<description>CPU7 debug reset count. Number of clk_pmu used by counter logic. The CPU reset holds low until counter to zero in debug recovery mode.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_CON0</name>
					<description>BIU idle request hardware control register 0</description>
					<addressOffset>0x8100</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_VO0_ENA</name>
							<description>Enable sending idle request to BIU_VO0 by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VOP_CHANNEL_ENA</name>
							<description>Enable sending idle request to BIU_VOP_CHANNEL by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VOP_ENA</name>
							<description>Enable sending idle request to BIU_VOP by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RGA31_ENA</name>
							<description>Enable sending idle request to BIU_RGA31 by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_ISP1_ENA</name>
							<description>Enable sending idle request to BIU_ISP1 by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VI_ENA</name>
							<description>Enable sending idle request to BIU_VI by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_AV1_ENA</name>
							<description>Enable sending idle request to BIU_AV1 by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VDPU_ENA</name>
							<description>Enable sending idle request to BIU_VDPU by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RKVDEC1_ENA</name>
							<description>Enable sending idle request to BIU_RKVDEC1 by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RKVDEC0_ENA</name>
							<description>Enable sending idle request to BIU_RKVDEC0 by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VENC1_ENA</name>
							<description>Enable sending idle request to BIU_VENC1 by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VENC0_ENA</name>
							<description>Enable sending idle request to BIU_VENC0 by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPU2_ENA</name>
							<description>Enable sending idle request to BIU_NPU2 by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPU1_ENA</name>
							<description>Enable sending idle request to BIU_NPU1 by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPUTOP_ENA</name>
							<description>Enable sending idle request to BIU_NPUTOP by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_GPU_ENA</name>
							<description>Enable sending idle request to BIU_GPU by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_CON1</name>
					<description>BIU idle request hardware control register 1</description>
					<addressOffset>0x8104</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_DDRSCH3_ENA</name>
							<description>Enable sending idle request to BIU_DDRSCH3 by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH2_ENA</name>
							<description>Enable sending idle request to BIU_DDRSCH2 by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH1_ENA</name>
							<description>Enable sending idle request to BIU_DDRSCH1 by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH0_ENA</name>
							<description>Enable sending idle request to BIU_DDRSCH0 by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_CHANNEL_ENA</name>
							<description>Enable sending idle request to BIU_CENTER_CHANNEL by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_ENA</name>
							<description>Enable sending idle request to BIU_CENTER by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_VO1USB_CHANNEL_ENA</name>
							<description>Enable sending idle request to BIU_SECURE_VO1USB_CHANNEL by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_CENTER_CHANNEL_ENA</name>
							<description>Enable sending idle request to BIU_SECURE_CENTER_CHANNEL by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_ENA</name>
							<description>Enable sending idle request to BIU_SECURE by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VO1USBTOP_ENA</name>
							<description>Enable sending idle request to BIU_VO1USBTOP by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_PHP_ENA</name>
							<description>Enable sending idle request to BIU_PHP by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_USB_ENA</name>
							<description>Enable sending idle request to BIU_USB by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SDIO_ENA</name>
							<description>Enable sending idle request to BIU_SDIO by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NVM_ENA</name>
							<description>Enable sending idle request to BIU_NVM by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_AUDIO_ENA</name>
							<description>Enable sending idle request to BIU_AUDIO by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VO1_ENA</name>
							<description>Enable sending idle request to BIU_VO1 by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_CON2</name>
					<description>BIU idle request hardware control register 2</description>
					<addressOffset>0x8108</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_TOP_ENA</name>
							<description>Enable sending idle request to BIU_TOP by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BUS_ENA</name>
							<description>Enable sending idle request to BIU_BUS by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_DDRSCH_ENA</name>
							<description>Enable sending idle request to BIU_CENTER_DDRSCH by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_SFTCON0</name>
					<description>BIU idle request software control register 0</description>
					<addressOffset>0x810C</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_VO0_SFTENA</name>
							<description>Enable sending idle request to BIU_VO0 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VOP_CHANNEL_SFTENA</name>
							<description>Enable sending idle request to BIU_VOP_CHANNEL by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VOP_SFTENA</name>
							<description>Enable sending idle request to BIU_VOP by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RGA31_SFTENA</name>
							<description>Enable sending idle request to BIU_RGA31 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_ISP1_SFTENA</name>
							<description>Enable sending idle request to BIU_ISP1 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VI_SFTENA</name>
							<description>Enable sending idle request to BIU_VI by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_AV1_SFTENA</name>
							<description>Enable sending idle request to BIU_AV1 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VDPU_SFTENA</name>
							<description>Enable sending idle request to BIU_VDPU by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RKVDEC1_SFTENA</name>
							<description>Enable sending idle request to BIU_RKVDEC1 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_RKVDEC0_SFTENA</name>
							<description>Enable sending idle request to BIU_RKVDEC0 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VENC1_SFTENA</name>
							<description>Enable sending idle request to BIU_VENC1 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VENC0_SFTENA</name>
							<description>Enable sending idle request to BIU_VENC0 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPU2_SFTENA</name>
							<description>Enable sending idle request to BIU_NPU2 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPU1_SFTENA</name>
							<description>Enable sending idle request to BIU_NPU1 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NPUTOP_SFTENA</name>
							<description>Enable sending idle request to BIU_NPUTOP by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_GPU_SFTENA</name>
							<description>Enable sending idle request to BIU_GPU by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_SFTCON1</name>
					<description>BIU idle request software control register 1</description>
					<addressOffset>0x8110</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_DDRSCH3_SFTENA</name>
							<description>Enable sending idle request to BIU_DDRSCH3 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH2_SFTENA</name>
							<description>Enable sending idle request to BIU_DDRSCH2 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH1_SFTENA</name>
							<description>Enable sending idle request to BIU_DDRSCH1 by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_DDRSCH0_SFTENA</name>
							<description>Enable sending idle request to BIU_DDRSCH0 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_CHANNEL_SFTENA</name>
							<description>Enable sending idle request to BIU_CENTER_CHANNEL by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_SFTENA</name>
							<description>Enable sending idle request to BIU_CENTER by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_VO1USB_CHANNEL_SFTENA</name>
							<description>Enable sending idle request to BIU_SECURE_VO1USB_CHANNEL by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_CENTER_CHANNEL_SFTENA</name>
							<description>Enable sending idle request to BIU_SECURE_CENTER_CHANNEL by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SECURE_SFTENA</name>
							<description>Enable sending idle request to BIU_SECURE by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VO1USBTOP_SFTENA</name>
							<description>Enable sending idle request to BIU_VO1USBTOP by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_PHP_SFTENA</name>
							<description>Enable sending idle request to BIU_PHP by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_USB_SFTENA</name>
							<description>Enable sending idle request to BIU_USB by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_SDIO_SFTENA</name>
							<description>Enable sending idle request to BIU_SDIO by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_NVM_SFTENA</name>
							<description>Enable sending idle request to BIU_NVM by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_AUDIO_SFTENA</name>
							<description>Enable sending idle request to BIU_AUDIO by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_VO1_SFTENA</name>
							<description>Enable sending idle request to BIU_VO1 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_SFTCON2</name>
					<description>BIU idle request software control register 2</description>
					<addressOffset>0x8114</addressOffset>
					<fields>
						<field>
							<name>IDLE_REQ_TOP_SFTENA</name>
							<description>Enable sending idle request to BIU_TOP by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_BUS_SFTENA</name>
							<description>Enable sending idle request to BIU_BUS by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_REQ_CENTER_DDRSCH_SFTENA</name>
							<description>Enable sending idle request to BIU_CENTER_DDRSCH by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_ACK_STS0</name>
					<description>BIU idle acknowledge status register 0</description>
					<addressOffset>0x8118</addressOffset>
					<fields>
						<field>
							<name>IDLE_ACK_DDRSCH3</name>
							<description>BIU_DDRSCH3 idle acknowledge state.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_DDRSCH2</name>
							<description>BIU_DDRSCH2 idle acknowledge state.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_DDRSCH1</name>
							<description>BIU_DDRSCH1 idle acknowledge state.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_DDRSCH0</name>
							<description>BIU_DDRSCH0 idle acknowledge state.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_CENTER_CHANNEL</name>
							<description>BIU_CENTER_CHANNEL idle acknowledge state.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_CENTER</name>
							<description>BIU_CENTER idle acknowledge state.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_SECURE_VO1USB_CHANNEL</name>
							<description>BIU_SECURE_VO1USB_CHANNEL idle acknowledge state.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_SECURE_CENTER_CHANNEL</name>
							<description>BIU_SECURE_CENTER_CHANNEL idle acknowledge state.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_SECURE</name>
							<description>BIU_SECURE idle acknowledge state.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VO1USBTOP</name>
							<description>BIU_VO1USBTOP idle acknowledge state.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_PHP</name>
							<description>BIU_PHP idle acknowledge state.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_USB</name>
							<description>BIU_USB idle acknowledge state.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_SDIO</name>
							<description>BIU_SDIO idle acknowledge state.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_NVM</name>
							<description>BIU_NVM idle acknowledge state.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_AUDIO</name>
							<description>BIU_AUDIO idle acknowledge state.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VO1</name>
							<description>BIU_VO1 idle acknowledge state.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VO0</name>
							<description>BIU_VO0 idle acknowledge state.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VOP_CHANNEL</name>
							<description>BIU_VOP_CHANNEL idle acknowledge state.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VOP</name>
							<description>BIU_VOP idle acknowledge state.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_RGA31</name>
							<description>BIU_RGA31 idle acknowledge state.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_ISP1</name>
							<description>BIU_ISP1 idle acknowledge state.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VI</name>
							<description>BIU_VI idle acknowledge state.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_AV1</name>
							<description>BIU_AV1 idle acknowledge state.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VDPU</name>
							<description>BIU_VDPU idle acknowledge state.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_RKVDEC1</name>
							<description>BIU_RKVDEC1 idle acknowledge state.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_RKVDEC0</name>
							<description>BIU_RKVDEC0 idle acknowledge state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VENC1</name>
							<description>BIU_VENC1 idle acknowledge state.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_VENC0</name>
							<description>BIU_VENC0 idle acknowledge state.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_NPU2</name>
							<description>BIU_NPU2 idle acknowledge state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_NPU1</name>
							<description>BIU_NPU1 idle acknowledge state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_NPUTOP</name>
							<description>BIU_NPUTOP idle acknowledge state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_GPU</name>
							<description>BIU_GPU idle acknowledge state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_ACK_STS1</name>
					<description>BIU idle acknowledge status register 1</description>
					<addressOffset>0x811C</addressOffset>
					<fields>
						<field>
							<name>IDLE_ACK_TOP</name>
							<description>BIU_TOP idle acknowledge state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_BUS</name>
							<description>BIU_BUS idle acknowledge state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ACK_CENTER_DDRSCH</name>
							<description>BIU_CENTER_DDRSCH idle acknowledge state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NAK</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACK</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_STS0</name>
					<description>BIU idle status register 0</description>
					<addressOffset>0x8120</addressOffset>
					<fields>
						<field>
							<name>IDLE_DDRSCH3</name>
							<description>BIU_DDRSCH3 idle state.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_DDRSCH2</name>
							<description>BIU_DDRSCH2 idle state.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_DDRSCH1</name>
							<description>BIU_DDRSCH1 idle state.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_DDRSCH0</name>
							<description>BIU_DDRSCH0 idle state.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_CENTER_CHANNEL</name>
							<description>BIU_CENTER_CHANNEL idle state.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_CENTER</name>
							<description>BIU_CENTER idle state.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_SECURE_VO1USB_CHANNEL</name>
							<description>BIU_SECURE_VO1USB_CHANNEL idle state.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_SECURE_CENTER_CHANNEL</name>
							<description>BIU_SECURE_CENTER_CHANNEL idle state.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_SECURE</name>
							<description>BIU_SECURE idle state.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VO1USBTOP</name>
							<description>BIU_VO1USBTOP idle state.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_PHP</name>
							<description>BIU_PHP idle state.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_USB</name>
							<description>BIU_USB idle state.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_SDIO</name>
							<description>BIU_SDIO idle state.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_NVM</name>
							<description>BIU_NVM idle state.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUDIO</name>
							<description>BIU_AUDIO idle state.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VO1</name>
							<description>BIU_VO1 idle state.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VO0</name>
							<description>BIU_VO0 idle state.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VOP_CHANNEL</name>
							<description>BIU_VOP_CHANNEL idle state.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VOP</name>
							<description>BIU_VOP idle state.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_RGA31</name>
							<description>BIU_RGA31 idle state.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_ISP1</name>
							<description>BIU_ISP1 idle state.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VI</name>
							<description>BIU_VI idle state.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AV1</name>
							<description>BIU_AV1 idle state.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VDPU</name>
							<description>BIU_VDPU idle state.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_RKVDEC1</name>
							<description>BIU_RKVDEC1 idle state.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_RKVDEC0</name>
							<description>BIU_RKVDEC0 idle state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VENC1</name>
							<description>BIU_VENC1 idle state.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_VENC0</name>
							<description>BIU_VENC0 idle state.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_NPU2</name>
							<description>BIU_NPU2 idle state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_NPU1</name>
							<description>BIU_NPU1 idle state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_NPUTOP</name>
							<description>BIU_NPUTOP idle state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_GPU</name>
							<description>BIU_GPU idle state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_IDLE_STS1</name>
					<description>BIU idle status register 1</description>
					<addressOffset>0x8124</addressOffset>
					<fields>
						<field>
							<name>IDLE_TOP</name>
							<description>BIU_TOP idle state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_BUS</name>
							<description>BIU_BUS idle state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_CENTER_DDRSCH</name>
							<description>BIU_CENTER_DDRSCH idle state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_AUTO_CON0</name>
					<description>BIU automatic power control register 0</description>
					<addressOffset>0x8128</addressOffset>
					<fields>
						<field>
							<name>IDLE_AUTO_VO0_ENA</name>
							<description>If enable, BIU_VO0 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VOP_CHANNEL_ENA</name>
							<description>If enable, BIU_VOP_CHANNEL corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VOP_ENA</name>
							<description>If enable, BIU_VOP corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_RGA31_ENA</name>
							<description>If enable, BIU_RGA31 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_ISP1_ENA</name>
							<description>If enable, BIU_ISP1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VI_ENA</name>
							<description>If enable, BIU_VI corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_AV1_ENA</name>
							<description>If enable, BIU_AV1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VDPU_ENA</name>
							<description>If enable, BIU_VDPU corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_RKVDEC1_ENA</name>
							<description>If enable, BIU_RKVDEC1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_RKVDEC0_ENA</name>
							<description>If enable, BIU_RKVDEC0 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VENC1_ENA</name>
							<description>If enable, BIU_VENC1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VENC0_ENA</name>
							<description>If enable, BIU_VENC0 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_NPU2_ENA</name>
							<description>If enable, BIU_NPU2 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_NPU1_ENA</name>
							<description>If enable, BIU_NPU1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_NPUTOP_ENA</name>
							<description>If enable, BIU_NPUTOP corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIU_AUTO_GPU_ENA</name>
							<description>If enable, BIU_GPU corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_AUTO_CON1</name>
					<description>BIU automatic power control register 1</description>
					<addressOffset>0x812C</addressOffset>
					<fields>
						<field>
							<name>IDLE_AUTO_DDRSCH3_ENA</name>
							<description>If enable, BIU_DDRSCH3 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_DDRSCH2_ENA</name>
							<description>If enable, BIU_DDRSCH2 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_DDRSCH1_ENA</name>
							<description>If enable, BIU_DDRSCH1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_DDRSCH0_ENA</name>
							<description>If enable, BIU_DDRSCH0 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_CENTER_CHANNEL_ENA</name>
							<description>If enable, BIU_CENTER_CHANNEL corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_CENTER_ENA</name>
							<description>If enable, BIU_CENTER corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_SECURE_VO1USB_CHANNEL_ENA</name>
							<description>If enable, BIU_SECURE_VO1USB_CHANNEL corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_SECURE_CENTER_CHANNEL_ENA</name>
							<description>If enable, BIU_SECURE_CENTER_CHANNEL corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_SECURE_ENA</name>
							<description>If enable, BIU_SECURE corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VO1USBTOP_ENA</name>
							<description>If enable, BIU_VO1USBTOP corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_PHP_ENA</name>
							<description>If enable, BIU_PHP corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_USB_ENA</name>
							<description>If enable, BIU_USB corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_SDIO_ENA</name>
							<description>If enable, BIU_SDIO corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_NVM_ENA</name>
							<description>If enable, BIU_NVM corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_AUDIO_ENA</name>
							<description>If enable, BIU_AUDIO corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_VO1_ENA</name>
							<description>If enable, BIU_VO1 corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BIU_AUTO_CON2</name>
					<description>BIU automatic power control register 2</description>
					<addressOffset>0x8130</addressOffset>
					<fields>
						<field>
							<name>IDLE_AUTO_TOP_ENA</name>
							<description>If enable, BIU_TOP corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_BUS_ENA</name>
							<description>If enable, BIU_BUS corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_AUTO_CENTER_DDRSCH_ENA</name>
							<description>If enable, BIU_CENTER_DDRSCH corresponding clock can be opened or gated automatically when idle operation.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_CON0</name>
					<description>Power domain hardware power control register 0</description>
					<addressOffset>0x8140</addressOffset>
					<fields>
						<field>
							<name>PD_ISP1_DWN_ENA</name>
							<description>Enable power down PD_ISP1 by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_DWN_ENA</name>
							<description>Enable power down PD_FEC by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_DWN_ENA</name>
							<description>Enable power down PD_VI by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_DWN_ENA</name>
							<description>Enable power down PD_AV1 by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_DWN_ENA</name>
							<description>Enable power down PD_RGA30 by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_DWN_ENA</name>
							<description>Enable power down PD_VDPU by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_DWN_ENA</name>
							<description>Enable power down PD_RKVDEC1 by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_DWN_ENA</name>
							<description>Enable power down PD_RKVDEC0 by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_DWN_ENA</name>
							<description>Enable power down PD_VENC1 by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_DWN_ENA</name>
							<description>Enable power down PD_VENC0 by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_DWN_ENA</name>
							<description>Enable power down PD_NPU2 by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_DWN_ENA</name>
							<description>Enable power down PD_NPU1 by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_DWN_ENA</name>
							<description>Enable power down PD_NPUTOP by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VCODEC_DWN_ENA</name>
							<description>Enable power down VD_VCODEC by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU_DWN_ENA</name>
							<description>Enable power down VD_NPU by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_DWN_ENA</name>
							<description>Enable power down VD_GPU by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_CON1</name>
					<description>Power domain hardware power control register 1</description>
					<addressOffset>0x8144</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_DWN_ENA</name>
							<description>Enable power down PD_CENTER by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_DWN_ENA</name>
							<description>Enable power down PD_CRYPTO by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_DWN_ENA</name>
							<description>Enable power down PD_SDMMC by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_DWN_ENA</name>
							<description>Enable power down PD_SECURE by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_DWN_ENA</name>
							<description>Enable power down PD_USB by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_DWN_ENA</name>
							<description>Enable power down PD_SDIO by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_DWN_ENA</name>
							<description>Enable power down PD_NVM0 by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_DWN_ENA</name>
							<description>Enable power down PD_NVM by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_DWN_ENA</name>
							<description>Enable power down PD_PCIE by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_DWN_ENA</name>
							<description>Enable power down PD_GMAC by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_DWN_ENA</name>
							<description>Enable power down PD_PHP by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_DWN_ENA</name>
							<description>Enable power down PD_AUDIO by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_DWN_ENA</name>
							<description>Enable power down PD_VO1 by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_DWN_ENA</name>
							<description>Enable power down PD_VO0 by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_DWN_ENA</name>
							<description>Enable power down PD_VOP by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_DWN_ENA</name>
							<description>Enable power down PD_RGA31 by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_CON2</name>
					<description>Power domain hardware power control register 2</description>
					<addressOffset>0x8148</addressOffset>
					<fields>
						<field>
							<name>PD_DDR23_DWN_ENA</name>
							<description>Enable power down VD_DDR23 by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_DWN_ENA</name>
							<description>Enable power down VD_DDR01 by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_SFTCON0</name>
					<description>Power domain software power control register 0</description>
					<addressOffset>0x814C</addressOffset>
					<fields>
						<field>
							<name>PD_ISP1_DWN_SFTENA</name>
							<description>Enable power down PD_ISP1 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_DWN_SFTENA</name>
							<description>Enable power down PD_FEC by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_DWN_SFTENA</name>
							<description>Enable power down PD_VI by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_DWN_SFTENA</name>
							<description>Enable power down PD_AV1 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_DWN_SFTENA</name>
							<description>Enable power down PD_RGA30 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_DWN_SFTENA</name>
							<description>Enable power down PD_VDPU by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_DWN_SFTENA</name>
							<description>Enable power down PD_RKVDEC1 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_DWN_SFTENA</name>
							<description>Enable power down PD_RKVDEC0 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_DWN_SFTENA</name>
							<description>Enable power down PD_VENC1 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_DWN_SFTENA</name>
							<description>Enable power down PD_VENC0 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_DWN_SFTENA</name>
							<description>Enable power down PD_NPU2 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_DWN_SFTENA</name>
							<description>Enable power down PD_NPU1 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_DWN_SFTENA</name>
							<description>Enable power down PD_NPUTOP by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VCODEC_DWN_SFTENA</name>
							<description>Enable power down VD_VCODEC by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU_DWN_SFTENA</name>
							<description>Enable power down VD_NPU by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_DWN_SFTENA</name>
							<description>Enable power down VD_GPU by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_SFTCON1</name>
					<description>Power domain software power control register 1</description>
					<addressOffset>0x8150</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_DWN_SFTENA</name>
							<description>Enable power down PD_CENTER by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_DWN_SFTENA</name>
							<description>Enable power down PD_CRYPTO by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_DWN_SFTENA</name>
							<description>Enable power down PD_SDMMC by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_DWN_SFTENA</name>
							<description>Enable power down PD_SECURE by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_DWN_SFTENA</name>
							<description>Enable power down PD_USB by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_DWN_SFTENA</name>
							<description>Enable power down PD_SDIO by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_DWN_SFTENA</name>
							<description>Enable power down PD_NVM0 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_DWN_SFTENA</name>
							<description>Enable power down PD_NVM by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_DWN_SFTENA</name>
							<description>Enable power down PD_PCIE by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_DWN_SFTENA</name>
							<description>Enable power down PD_GMAC by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_DWN_SFTENA</name>
							<description>Enable power down PD_PHP by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_DWN_SFTENA</name>
							<description>Enable power down PD_AUDIO by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_DWN_SFTENA</name>
							<description>Enable power down PD_VO1 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_DWN_SFTENA</name>
							<description>Enable power down PD_VO0 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_DWN_SFTENA</name>
							<description>Enable power down PD_VOP by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_DWN_SFTENA</name>
							<description>Enable power down PD_RGA31 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_SFTCON2</name>
					<description>Power domain software power control register 2</description>
					<addressOffset>0x8154</addressOffset>
					<fields>
						<field>
							<name>PD_DDR23_DWN_SFTENA</name>
							<description>Enable power down VD_DDR23 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_DWN_SFTENA</name>
							<description>Enable power down VD_DDR01 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_VOL_GATE_CON0</name>
					<description>Voltage domain power control register 0</description>
					<addressOffset>0x8158</addressOffset>
					<fields>
						<field>
							<name>VD_VCODEC_OFF_ENA</name>
							<description>Enable power off VD_VCODEC.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VD_NPU_OFF_ENA</name>
							<description>Enable power off VD_NPU.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VD_GPU_OFF_ENA</name>
							<description>Enable power off VD_GPU.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_VOL_GATE_CON1</name>
					<description>Voltage domain power control register 1</description>
					<addressOffset>0x8160</addressOffset>
					<fields>
						<field>
							<name>VD_DDR23_OFF_ENA</name>
							<description>Enable power off VD_DDR23.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VD_DDR01_OFF_ENA</name>
							<description>Enable power off VD_DDR01.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN_PWRUP_CON0</name>
					<description>Power chain stable control register 0 for power up</description>
					<addressOffset>0x8164</addressOffset>
					<fields>
						<field>
							<name>PD_ISP1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_ISP1 power up flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_FEC power up flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VI power up flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_AV1 power up flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RGA30 power up flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VDPU power up flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RKVDEC1 power up flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RKVDEC0 power up flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VENC1 power up flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VENC0 power up flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPU2 power up flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPU1 power up flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPUTOP power up flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN_PWRUP_CON1</name>
					<description>Power chain stable control register 1 for power up</description>
					<addressOffset>0x8168</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CENTER power up flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CRYPTO power up flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SDMMC power up flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SECURE power up flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_USB power up flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SDIO power up flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NVM0 power up flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NVM power up flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_PCIE power up flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_GMAC power up flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_PHP power up flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_AUDIO power up flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VO1 power up flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VO0 power up flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VOP power up flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_PWRUP_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RGA31 power up flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN_PWRDN_CON0</name>
					<description>Power chain stable control register 0 for power down</description>
					<addressOffset>0x8170</addressOffset>
					<fields>
						<field>
							<name>PD_ISP1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_ISP1 power down flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_FEC power down flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VI power down flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_AV1 power down flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RGA30 power down flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VDPU power down flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RKVDEC1 power down flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RKVDEC0 power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VENC1 power down flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VENC0 power down flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPU2 power down flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPU1 power down flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NPUTOP power down flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN_PWRDN_CON1</name>
					<description>Power chain stable control register 1 for power down</description>
					<addressOffset>0x8174</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CENTER power down flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_CRYPTO power down flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SDMMC power down flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SECURE power down flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_USB power down flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_SDIO power down flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NVM0 power down flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_NVM power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_PCIE power down flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_GMAC power down flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_PHP power down flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_AUDIO power down flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VO1 power down flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VO0 power down flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_VOP power down flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_PWRDN_STABLE_ENA</name>
							<description>Enable stable counter between power chains for PD_RGA31 power down flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_STABLE_CNT</name>
					<description>Power chain stable count register</description>
					<addressOffset>0x817C</addressOffset>
					<fields>
						<field>
							<name>PWRDN_STABLE_CNT</name>
							<description>Count for power chain power down stability. Number of clk_pmu used by counter logic.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PWRUP_STABLE_CNT</name>
							<description>Count for power chain power up stability. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_STS0</name>
					<description>Power domain power status register 0</description>
					<addressOffset>0x8180</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_DWN_STAT</name>
							<description>The power state of PD_CENTER.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_DWN_STAT</name>
							<description>The power state of PD_CRYPTO.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_DWN_STAT</name>
							<description>The power state of PD_SDMMC.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_DWN_STAT</name>
							<description>The power state of PD_SECURE.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_DWN_STAT</name>
							<description>The power state of PD_USB.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_DWN_STAT</name>
							<description>The power state of PD_SDIO.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_DWN_STAT</name>
							<description>The power state of PD_NVM0.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_DWN_STAT</name>
							<description>The power state of PD_NVM.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_DWN_STAT</name>
							<description>The power state of PD_PCIE.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_DWN_STAT</name>
							<description>The power state of PD_GMAC.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_DWN_STAT</name>
							<description>The power state of PD_PHP.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_DWN_STAT</name>
							<description>The power state of PD_AUDIO.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_DWN_STAT</name>
							<description>The power state of PD_VO1.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_DWN_STAT</name>
							<description>The power state of PD_VO0.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_DWN_STAT</name>
							<description>The power state of PD_VOP.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_DWN_STAT</name>
							<description>The power state of PD_RGA31.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_DWN_STAT</name>
							<description>The power state of PD_ISP1.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_DWN_STAT</name>
							<description>The power state of PD_FEC.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_DWN_STAT</name>
							<description>The power state of PD_VI.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_DWN_STAT</name>
							<description>The power state of PD_AV1.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_DWN_STAT</name>
							<description>The power state of PD_RGA30.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_DWN_STAT</name>
							<description>The power state of PD_VDPU.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_DWN_STAT</name>
							<description>The power state of PD_RKVDEC1.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_DWN_STAT</name>
							<description>The power state of PD_RKVDEC0.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_DWN_STAT</name>
							<description>The power state of PD_VENC1.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_DWN_STAT</name>
							<description>The power state of PD_VENC0.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_DWN_STAT</name>
							<description>The power state of PD_NPU2.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_DWN_STAT</name>
							<description>The power state of PD_NPU1.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_DWN_STAT</name>
							<description>The power state of PD_NPUTOP.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VCODEC_DWN_STAT</name>
							<description>The power state of VD_VCODEC.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU_DWN_STAT</name>
							<description>The power state of VD_NPU.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_DWN_STAT</name>
							<description>The power state of VD_GPU.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_STS1</name>
					<description>Power domain power status register 1</description>
					<addressOffset>0x8184</addressOffset>
					<fields>
						<field>
							<name>PD_DDR23_DWN_STAT</name>
							<description>The power state of VD_DDR23.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_DWN_STAT</name>
							<description>The power state of VD_DDR01.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_GATE_POWER_STS</name>
					<description>Power gating status register</description>
					<addressOffset>0x8188</addressOffset>
					<fields>
						<field>
							<name>POWER_GATE_STATE</name>
							<description>Power gating state. Others: Reserved</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<description>Normal state</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Power down start state</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Power down running state</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Wait for power up state</description>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Power up start state</description>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<description>Power up running state</description>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_VOL_GATE_FAST_CON</name>
					<description>Voltage domain fast power control register</description>
					<addressOffset>0x818C</addressOffset>
					<fields>
						<field>
							<name>VD_NPU_FAST_ENA</name>
							<description>Enable VD_NPU fast power control. When asserted, it means that VD_NPU will power up completely if VD_NPU power up count from npu_pwrup_cnt (defined in PMU_NPU_PWRUP_CNT) to zero when VD_NPU power up request active, or VD_NPU will power down completely if VD_NPU power down count from npu_pwrdn_cnt (defined in PMU_NPU_PWRDN_CNT) to zero when VD_NPU power down request active. Otherwise, it means that VD_NPU will power up completely as soon as VD_NPU power up request active, or power down completely as soon as VD_NPU power down request active.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VD_GPU_FAST_ENA</name>
							<description>Enable VD_GPU fast power control. When asserted, it means that VD_GPU will power up completely if VD_GPU power up count from gpu_pwrup_cnt (defined in PMU_GPU_PWRUP_CNT) to zero when VD_GPU power up request active, or VD_GPU will power down completely if VD_GPU power down count from gpu_pwrdn_cnt (defined in PMU_GPU_PWRDN_CNT) to zero when VD_GPU power down request active. Otherwise, it means that VD_GPU will power up completely as soon as VD_GPU power up request active, or power down completely as soon as VD_GPU power down request active.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_GPU_PWRUP_CNT</name>
					<description>VD_GPU power up count register</description>
					<addressOffset>0x8190</addressOffset>
					<fields>
						<field>
							<name>GPU_PWRUP_CNT</name>
							<description>VD_GPU power up count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_GPU_PWRDN_CNT</name>
					<description>VD_GPU power down count register</description>
					<addressOffset>0x8194</addressOffset>
					<fields>
						<field>
							<name>GPU_PWRDN_CNT</name>
							<description>VD_GPU power down count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_NPU_PWRUP_CNT</name>
					<description>VD_NPU power up count register</description>
					<addressOffset>0x8198</addressOffset>
					<fields>
						<field>
							<name>NPU_PWRUP_CNT</name>
							<description>VD_NPU power up count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_NPU_PWRDN_CNT</name>
					<description>VD_NPU power down count register</description>
					<addressOffset>0x819C</addressOffset>
					<fields>
						<field>
							<name>NPU_PWRDN_CNT</name>
							<description>VD_NPU power down count. Number of clk_pmu used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>20</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_MEM_PWR_GATE_SFTCON0</name>
					<description>Memory software power control register 0</description>
					<addressOffset>0x81A0</addressOffset>
					<fields>
						<field>
							<name>PD_ISP1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_ISP1's memory by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_FEC's memory by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VI's memory by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_AV1's memory by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_RGA30's memory by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_RKVDEC1's memory by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_RKVDEC0's memory by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VENC1's memory by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VENC0's memory by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_NPU2's memory by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_NPU1's memory by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_NPUTOP's memory by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_MEM_PWR_GATE_SFTCON1</name>
					<description>Memory software power control register 1</description>
					<addressOffset>0x81A4</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_CENTER's memory by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_CRYPTO's memory by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_SDMMC's memory by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_USB's memory by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_SDIO's memory by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_NVM0's memory by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_PCIE's memory by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_GMAC's memory by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_PHP's memory by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_AUDIO's memory by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VO1's memory by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VO0's memory by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_VOP's memory by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_MEM_DWN_SFTENA</name>
							<description>Enable power down PD_RGA31's memory by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_MEM_PWR_GATE_SFTCON2</name>
					<description>Memory software power control register 2</description>
					<addressOffset>0x81A8</addressOffset>
					<fields>
						<field>
							<name>PD_DDR23_MEM_DWN_SFTENA</name>
							<description>Enable power down VD_DDR23's memory by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_MEM_DWN_SFTENA</name>
							<description>Enable power down VD_DDR01's memory by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_GATE_SFTCON0</name>
					<description>Submodule memory software power control register 0</description>
					<addressOffset>0x81B0</addressOffset>
					<fields>
						<field>
							<name>SHRM_BLK3_DS_CTRL</name>
							<description>Control share memory block 3 deep sleep mode by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_DS_CTRL</name>
							<description>Control share memory block 2 deep sleep mode by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_DS_CTRL</name>
							<description>Control share memory block 1 deep sleep mode by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_DS_CTRL</name>
							<description>Control share memory block 0 deep sleep mode by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK3_SD_CTRL</name>
							<description>Control share memory block 3 shutdown mode by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_SD_CTRL</name>
							<description>Control share memory block 2 shutdown mode by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_SD_CTRL</name>
							<description>Control share memory block 1 shutdown mode by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_SD_CTRL</name>
							<description>Control share memory block 0 shutdown mode by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INVALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK3_DS_ENA</name>
							<description>Enable share memory block 3 deep sleep mode by software. It should be set to 1 before shrm_blk3_ds_ctrl set to 1, and set to 0 after shrm_blk3_ds_ctrl set to 0.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_DS_ENA</name>
							<description>Enable share memory block 2 deep sleep mode by software. It should be set to 1 before shrm_blk2_ds_ctrl set to 1, and set to 0 after shrm_blk2_ds_ctrl set to 0.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_DS_ENA</name>
							<description>Enable share memory block 1 deep sleep mode by software. It should be set to 1 before shrm_blk1_ds_ctrl set to 1, and set to 0 after shrm_blk1_ds_ctrl set to 0.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_DS_ENA</name>
							<description>Enable share memory block 0 deep sleep mode by software. It should be set to 1 before shrm_blk0_ds_ctrl set to 1, and set to 0 after shrm_blk0_ds_ctrl set to 0.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK3_SD_ENA</name>
							<description>Enable share memory block 3 shutdown mode by software. It should be set to 1 before shrm_blk3_sd_ctrl set to 1, and set to 0 after shrm_blk3_sd_ctrl set to 0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_SD_ENA</name>
							<description>Enable share memory block 2 shutdown mode by software. It should be set to 1 before shrm_blk2_sd_ctrl set to 1, and set to 0 after shrm_blk2_sd_ctrl set to 0.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_SD_ENA</name>
							<description>Enable share memory block 1 shutdown mode by software. It should be set to 1 before shrm_blk1_sd_ctrl set to 1, and set to 0 after shrm_blk1_sd_ctrl set to 0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_SD_ENA</name>
							<description>Enable share memory block 0 shutdown mode by software. It should be set to 1 before shrm_blk0_sd_ctrl set to 1, and set to 0 after shrm_blk0_sd_ctrl set to 0.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_GATE_SFTCON1</name>
					<description>Submodule memory software power control register 1</description>
					<addressOffset>0x81B4</addressOffset>
					<fields>
						<field>
							<name>VOPPOST0_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPPOST0 memory by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC3_MEM_DWN_SFTENA</name>
							<description>Enable shutdown JPEGENC3 memory by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC2_MEM_DWN_SFTENA</name>
							<description>Enable shutdown JPEGENC2 memory by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC1_MEM_DWN_SFTENA</name>
							<description>Enable shutdown JPEGENC1 memory by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC0_MEM_DWN_SFTENA</name>
							<description>Enable shutdown JPEGENC0 memory by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGDEC_MEM_DWN_SFTENA</name>
							<description>Enable shutdown JPEGDEC memory by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEP_MEM_DWN_SFTENA</name>
							<description>Enable shutdown IEP memory by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RGA2_MEM_DWN_SFTENA</name>
							<description>Enable shutdown RGA2 memory by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDPU_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VDPU memory by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB3_MEM_DWN_SFTENA</name>
							<description>Enable shutdown USB3OTG_2 memory by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SATA_MEM_DWN_SFTENA</name>
							<description>Enable shutdown SATA_0/1/2 memory by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_MEM_DWN_SFTENA</name>
							<description>Enable shutdown PHPMMU memory by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_MEM_DWN_SFTENA</name>
							<description>Enable shutdown PCIEMMU memory by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L2_MEM_DWN_SFTENA</name>
							<description>Enable shutdown PCIE3_1L2 memory by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L1_MEM_DWN_SFTENA</name>
							<description>Enable shutdown PCIE3_1L1 memory by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L0_MEM_DWN_SFTENA</name>
							<description>Enable shutdown PCIE3_1L0 memory by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_GATE_SFTCON2</name>
					<description>Submodule memory software power control register 2</description>
					<addressOffset>0x81B8</addressOffset>
					<fields>
						<field>
							<name>DSIHOST1_MEM_DWN_SFTENA</name>
							<description>Enable shutdown DSIHOST1 memory by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSIHOST0_MEM_DWN_SFTENA</name>
							<description>Enable shutdown DSIHOST0 memory by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPWB_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPWB memory by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY3_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPDOLBY3 memory by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY2_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPDOLBY2 memory by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY1_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPDOLBY1 memory by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST3_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPPOST3 memory by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST2_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPPOST2 memory by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST1_MEM_DWN_SFTENA</name>
							<description>Enable shutdown VOPPOST1 memory by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_GATE_STS</name>
					<description>Submodule memory power status register</description>
					<addressOffset>0x81BC</addressOffset>
					<fields>
						<field>
							<name>DSIHOST1_MEM_DWN_STAT</name>
							<description>DSIHOST1 memory power status.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSIHOST0_MEM_DWN_STAT</name>
							<description>DSIHOST0 memory power status.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPWB_MEM_DWN_STAT</name>
							<description>VOPWB memory power status.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY3_MEM_DWN_STAT</name>
							<description>VOPDOLBY3 memory power status.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY2_MEM_DWN_STAT</name>
							<description>VOPDOLBY2 memory power status.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY1_MEM_DWN_STAT</name>
							<description>VOPDOLBY1 memory power status.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST3_MEM_DWN_STAT</name>
							<description>VOPPOST3 memory power status.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST2_MEM_DWN_STAT</name>
							<description>VOPPOST2 memory power status.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST1_MEM_DWN_STAT</name>
							<description>VOPPOST1 memory power status.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST0_MEM_DWN_STAT</name>
							<description>VOPPOST0 memory power status.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC3_MEM_DWN_STAT</name>
							<description>JPEGENC3 memory power status.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC2_MEM_DWN_STAT</name>
							<description>JPEGENC2 memory power status.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC1_MEM_DWN_STAT</name>
							<description>JPEGENC1 memory power status.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC0_MEM_DWN_STAT</name>
							<description>JPEGENC0 memory power status.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGDEC_MEM_DWN_STAT</name>
							<description>JPEGDEC memory power status.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEP_MEM_DWN_STAT</name>
							<description>IEP memory power status.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RGA2_MEM_DWN_STAT</name>
							<description>RGA2 memory power status.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDPU_MEM_DWN_STAT</name>
							<description>VDPU memory power status.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB3_MEM_DWN_STAT</name>
							<description>USB3OTG_2 memory power status.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SATA_MEM_DWN_STAT</name>
							<description>SATA_0/1/2 memory power status.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_MEM_DWN_STAT</name>
							<description>PHPMMU memory power status.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_MEM_DWN_STAT</name>
							<description>PCIEMMU memory power status.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L2_MEM_DWN_STAT</name>
							<description>PCIE3_1L2 memory power status.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L1_MEM_DWN_STAT</name>
							<description>PCIE3_1L1 memory power status.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L0_MEM_PWR_STAT</name>
							<description>PCIE3_1L0 memory power status.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK3_PWR_STAT</name>
							<description>Share memory block 3 power status.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_PWR_STAT</name>
							<description>Share memory block 2 power status.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_PWR_STAT</name>
							<description>Share memory block 1 power status.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_PWR_STAT</name>
							<description>Share memory block 0 power status.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_ACK_BYPASS_CON0</name>
					<description>Submodule memory power acknowledge bypass control register 0</description>
					<addressOffset>0x81C0</addressOffset>
					<fields>
						<field>
							<name>VOPPOST0_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPPOST0 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPPOST0 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC3_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass JPEGENC3 memory power up or power down acknowledge. If asserted, it does not need to wait for JPEGENC3 memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC2_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass JPEGENC2 memory power up or power down acknowledge. If asserted, it does not need to wait for JPEGENC2 memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC1_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass JPEGENC1 memory power up or power down acknowledge. If asserted, it does not need to wait for JPEGENC1 memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGENC0_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass JPEGENC0 memory power up or power down acknowledge. If asserted, it does not need to wait for JPEGENC0 memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JPEGDEC_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass JPEGDEC memory power up or power down acknowledge. If asserted, it does not need to wait for JPEGDEC memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEP_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass IEP memory power up or power down acknowledge. If asserted, it does not need to wait for IEP memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RGA2_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass RGA2 memory power up or power down acknowledge. If asserted, it does not need to wait for RGA2 memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDPU_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VDPU memory power up or power down acknowledge. If asserted, it does not need to wait for VDPU memory power up or power down acknowledge for PD_VDPU power up or power down flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB3_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass USB3OTG_2 memory power up or power down acknowledge. If asserted, it does not need to wait for USB3OTG_2 memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SATA_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass SATA_0/1/2 memory power up or power down acknowledge. If asserted, it does not need to wait for SATA_0/1/2 memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass PHPMMU memory power up or power down acknowledge. If asserted, it does not need to wait for PHPMMU memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass PCIEMMU memory power up or power down acknowledge. If asserted, it does not need to wait for PCIEMMU memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L2_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass PCIE3_1L2 memory power up or power down acknowledge. If asserted, it does not need to wait for PCIE3_1L2 memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L1_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass PCIE3_1L1 memory power up or power down acknowledge. If asserted, it does not need to wait for PCIE3_1L1 memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIE1L0_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass PCIE3_1L0 memory power up or power down acknowledge. If asserted, it does not need to wait for PCIE3_1L0 memory power up or power down acknowledge for PD_PHP power up or power down flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_SUBMEM_PWR_ACK_BYPASS_CON1</name>
					<description>Submodule memory power acknowledge bypass control register 1</description>
					<addressOffset>0x81C4</addressOffset>
					<fields>
						<field>
							<name>SHRM_BLK3_DWN_ACK_BYPASS_ENA</name>
							<description>Enable bypass share memory block3 memory power up or power down acknowledge. If asserted, it does not need to wait for share memory block3 memory power up or power down acknowledge for PD_CENTER power up or power down flow.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK2_DWN_ACK_BYPASS_ENA</name>
							<description>Enable bypass share memory block2 memory power up or power down acknowledge. If asserted, it does not need to wait for share memory block2 memory power up or power down acknowledge for PD_CENTER power up or power down flow.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK1_DWN_ACK_BYPASS_ENA</name>
							<description>Enable bypass share memory block1 memory power up or power down acknowledge. If asserted, it does not need to wait for share memory block1 memory power up or power down acknowledge for PD_CENTER power up or power down flow.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHRM_BLK0_DWN_ACK_BYPASS_ENA</name>
							<description>Enable bypass share memory block0 memory power up or power down acknowledge. If asserted, it does not need to wait for share memory block0 memory power up or power down acknowledge for PD_CENTER power up or power down flow.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSIHOST1_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass DSIHOST1 memory power up or power down acknowledge. If asserted, it does not need to wait for DSIHOST1 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSIHOST0_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass DSIHOST0 memory power up or power down acknowledge. If asserted, it does not need to wait for DSIHOST0 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPWB_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPWB memory power up or power down acknowledge. If asserted, it does not need to wait for VOPWB memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY3_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPDOLBY3 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPDOLBY3 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY2_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPDOLBY2 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPDOLBY2 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPDOLBY1_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPDOLBY1 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPDOLBY1 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST3_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPPOST3 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPPOST3 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST2_MEM_PWR_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPPOST2 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPPOST2 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOPPOST1_DWN_ACK_BYPASS_ENA</name>
							<description>Enable bypass VOPPOST1 memory power up or power down acknowledge. If asserted, it does not need to wait for VOPPOST1 memory power up or power down acknowledge for PD_VOP power up or power down flow.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_QCHANNEL_PWR_CON</name>
					<description>Q-Channel hardware power control register</description>
					<addressOffset>0x81D0</addressOffset>
					<fields>
						<field>
							<name>BUSGIC_ITS1_QCH_ENA</name>
							<description>Enable BUSGIC-ITS1 Q-Channel power control by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_ENA</name>
							<description>Enable BUSGIC-ITS0 Q-Channel power control by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_ENA</name>
							<description>Enable PHPGIC-ITS Q-Channel power control by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_ENA</name>
							<description>Enable PCIEMMU-TCU Q-Channel power control by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_ENA</name>
							<description>Enable PCIEMMU-TBU Q-Channel power control by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_ENA</name>
							<description>Enable PHPMMU-TCU Q-Channel power control by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_ENA</name>
							<description>Enable PHPMMU-TBU Q-Channel power control by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_QCHANNEL_PWR_SFTCON</name>
					<description>Q-Channel software power control register</description>
					<addressOffset>0x81D4</addressOffset>
					<fields>
						<field>
							<name>BUSGIC_ITS1_QCH_SFTENA</name>
							<description>Enable BUSGIC-ITS1 Q-Channel power control by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_SFTENA</name>
							<description>Enable BUSGIC-ITS0 Q-Channel power control by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_SFTENA</name>
							<description>Enable PHPGIC-ITS Q-Channel power control by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_SFTENA</name>
							<description>Enable PCIEMMU-TCU Q-Channel power control by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_SFTENA</name>
							<description>Enable PCIEMMU-TBU Q-Channel power control by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_SFTENA</name>
							<description>Enable PHPMMU-TCU Q-Channel power control by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_SFTENA</name>
							<description>Enable PHPMMU-TBU Q-Channel power control by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_QCHANNEL_PWR_STS</name>
					<description>Q-Channel power status register</description>
					<addressOffset>0x81D8</addressOffset>
					<fields>
						<field>
							<name>BUSGIC_ITS1_QCH_REQ</name>
							<description>Request status for BUSGIC-ITS1 Q-Channel power control.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_REQ</name>
							<description>Request status for BUSGIC-ITS0 Q-Channel power control.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_REQ</name>
							<description>Request status for PHPGIC-ITS Q-Channel power control.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_REQ</name>
							<description>Request status for PCIEMMU-TCU Q-Channel power control.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_REQ</name>
							<description>Request status for PCIEMMU-TBU Q-Channel power control.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_REQ</name>
							<description>Request status for PHPMMU-TCU Q-Channel power control.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_REQ</name>
							<description>Request status for PHPMMU-TBU Q-Channel power control.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_VALID</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS1_QCH_ACTIVE</name>
							<description>Active status for PHPBUS-ITS1 Q-Channel power control.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_ACTIVE</name>
							<description>Active status for PHPBUS-ITS0 Q-Channel power control.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_ACTIVE</name>
							<description>Active status for PHPGIC-ITS Q-Channel power control.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_ACTIVE</name>
							<description>Active status for PCIEMMU-TCU Q-Channel power control.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_ACTIVE</name>
							<description>Active status for PCIEMMU-TBU Q-Channel power control.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_ACTIVE</name>
							<description>Active status for PHPMMU-TCU Q-Channel power control.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_ACTIVE</name>
							<description>Active status for PHPMMU-TBU Q-Channel power control.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS1_QCH_DENY</name>
							<description>Deny status for PBUSGIC-ITS1 Q-Channel power control.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_DENY</name>
							<description>Deny status for BUSGIC-ITS0 Q-Channel power control.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_DENY</name>
							<description>Deny status for PHPGIC-ITS Q-Channel power control.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_DENY</name>
							<description>Deny status for PCIEMMU-TCU Q-Channel power control.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_DENY</name>
							<description>Deny status for PCIEMMU-TBU Q-Channel power control.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_DENY</name>
							<description>Deny status for PHPMMU-TCU Q-Channel power control.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_DENY</name>
							<description>Deny status for PHPMMU-TBU Q-Channel power control.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_DENY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DENY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS1_QCH_ACCEPT</name>
							<description>Accept status for BUSGIC-ITS1 Q-Channel power control.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSGIC_ITS0_QCH_ACCEPT</name>
							<description>Accept status for BUSGIC-ITS0 Q-Channel power control.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPGIC_ITS_QCH_ACCEPT</name>
							<description>Accept status for PHPGIC-ITS Q-Channel power control.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TCU_QCH_ACCEPT</name>
							<description>Accept status for PCIEMMU-TCU Q-Channel power control.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEMMU_TBU_QCH_ACCEPT</name>
							<description>Accept status for PCIEMMU-TBU Q-Channel power control.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TCU_QCH_ACCEPT</name>
							<description>Accept status for PHPMMU-TCU Q-Channel power control.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHPMMU_TBU_QCH_ACCEPT</name>
							<description>Accept status for PHPMMU-TBU Q-Channel power control.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT ACCEPT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACCEPT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_DEBUG_INFO_CON</name>
					<description>PMU debug information control register</description>
					<addressOffset>0x81E0</addressOffset>
					<fields>
						<field>
							<name>CPU_POWER_STATE_SEL</name>
							<description>Select CPU power state as debug information output to IO.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE1_POWER_STATE_SEL</name>
							<description>Select BIGCORE1 power state as debug information output to IO.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORE0_POWER_STATE_SEL</name>
							<description>Select BIGCORE0 power state as debug information output to IO.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU7_POWER_STATE_SEL</name>
							<description>Select CPU7 power state as CPU power state.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU6_POWER_STATE_SEL</name>
							<description>Select CPU6 power state as CPU power state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU5_POWER_STATE_SEL</name>
							<description>Select CPU5 power state as CPU power state.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU4_POWER_STATE_SEL</name>
							<description>Select CPU4 power state as CPU power state.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU3_POWER_STATE_SEL</name>
							<description>Select CPU3 power state as CPU power state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU2_POWER_STATE_SEL</name>
							<description>Select CPU2 power state as CPU power state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU1_POWER_STATE_SEL</name>
							<description>Select CPU1 power state as CPU power state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPU0_POWER_STATE_SEL</name>
							<description>Select CPU0 power state as CPU power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_SELECT</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SELECT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_VOP_SUBPD_PWR_CHAIN_STS</name>
					<description>VOP sub-domain power chain status register</description>
					<addressOffset>0x81E4</addressOffset>
					<fields>
						<field>
							<name>VOP_DSC8K_C0_PWR_STAT</name>
							<description>PD_VOPDSC8K power chain 0 power state.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DSC8K_C1_PWR_STAT</name>
							<description>PD_VOPDSC8K power chain 1 power state.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DSC8K_MEM_PWR_STAT</name>
							<description>PD_VOPDSC8K memory power state.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DSC4K_C0_PWR_STAT</name>
							<description>PD_VOPDSC4K power chain 0 power state.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DSC4K_C1_PWR_STAT</name>
							<description>PD_VOPDSC4K power chain 1 power state.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_DSC4K_MEM_PWR_STAT</name>
							<description>PD_VOPDSC4K memory power state.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_ESMART_C0_PWR_STAT</name>
							<description>PD_VOPESMART power chain 0 power state.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_ESMART_C1_PWR_STAT</name>
							<description>PD_VOPESMART power chain 1 power state.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_ESMART_MEM_PWR_STAT</name>
							<description>PD_VOPESMART memory power state.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER3_C0_PWR_STAT</name>
							<description>PD_VOPCLUSTER3 power chain 0 power state.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER3_C1_PWR_STAT</name>
							<description>PD_VOPCLUSTER3 power chain 1 power state.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER3_MEM_PWR_STAT</name>
							<description>PD_VOPCLUSTER3 memory power state.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER2_C0_PWR_STAT</name>
							<description>PD_VOPCLUSTER2 power chain 0 power state.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER2_C1_PWR_STAT</name>
							<description>PD_VOPCLUSTER2 power chain 1 power state.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER2_MEM_PWR_STAT</name>
							<description>PD_VOPCLUSTER2 memory power state.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER1_C0_PWR_STAT</name>
							<description>PD_VOPCLUSTER1 power chain 0 power state.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER1_C1_PWR_STAT</name>
							<description>PD_VOPCLUSTER1 power chain 1 power state.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER1_MEM_PWR_STAT</name>
							<description>PD_VOPCLUSTER1 memory power state.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER0_C0_PWR_STAT</name>
							<description>PD_VOPCLUSTER0 power chain 0 power state.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER0_C1_PWR_STAT</name>
							<description>PD_VOPCLUSTER0 power chain 1 power state.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOP_CLUSTER0_MEM_PWR_STAT</name>
							<description>PD_VOPCLUSTER0 memory power state.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN0_STS0</name>
					<description>Power domain power chain 0 status register 0</description>
					<addressOffset>0x81E8</addressOffset>
					<fields>
						<field>
							<name>PD_PCIE_C0_PWR_STAT</name>
							<description>The power state of PD_PCIE power chain 0.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_C0_PWR_STAT</name>
							<description>The power state of PD_GMAC power chain 0.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_C0_PWR_STAT</name>
							<description>The power state of PD_PHP power chain 0.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_C0_PWR_STAT</name>
							<description>The power state of PD_AUDIO power chain 0.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_C0_PWR_STAT</name>
							<description>The power state of PD_VO1 power chain 0.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_C0_PWR_STAT</name>
							<description>The power state of PD_VO0 power chain 0.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_C0_PWR_STAT</name>
							<description>The power state of PD_VOP power chain 0.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_C0_PWR_STAT</name>
							<description>The power state of PD_RGA31 power chain 0.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_C0_PWR_STAT</name>
							<description>The power state of PD_ISP1 power chain 0.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_C0_PWR_STAT</name>
							<description>The power state of PD_FEC power chain 0.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_C0_PWR_STAT</name>
							<description>The power state of PD_VI power chain 0.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_C0_PWR_STAT</name>
							<description>The power state of PD_AV1 power chain 0.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_C0_PWR_STAT</name>
							<description>The power state of PD_RGA30.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_C0_PWR_STAT</name>
							<description>The power state of PD_VDPU power chain 0.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_C0_PWR_STAT</name>
							<description>The power state of PD_RKVDEC1 power chain 0.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_C0_PWR_STAT</name>
							<description>The power state of PD_RKVDEC0 power chain 0.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_C0_PWR_STAT</name>
							<description>The power state of PD_VENC1 power chain 0.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_C0_PWR_STAT</name>
							<description>The power state of PD_VENC0 power chain 0.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_C0_PWR_STAT</name>
							<description>The power state of PD_NPU2 power chain 0.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_C0_PWR_STAT</name>
							<description>The power state of PD_NPU1 power chain 0.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_C0_PWR_STAT</name>
							<description>The power state of PD_NPUTOP power chain 0.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_7_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_7 power chain 0.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_6_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_6 power chain 0.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_5_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_5 power chain 0.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_4_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_4 power chain 0.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_3_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_3 power chain 0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_2_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_2 power chain 0.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_1_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_1 power chain 0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_0_C0_PWR_STAT</name>
							<description>The power state of PD_CPU_0 power chain 0.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN0_STS1</name>
					<description>Power domain power chain 0 status register 1</description>
					<addressOffset>0x81EC</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_C0_PWR_STAT</name>
							<description>The power state of PD_CENTER power chain 0.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_C0_PWR_STAT</name>
							<description>The power state of PD_CRYPTO power chain 0.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_C0_PWR_STAT</name>
							<description>The power state of PD_SDMMC power chain 0.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_C0_PWR_STAT</name>
							<description>The power state of PD_SECURE power chain 0.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_C0_PWR_STAT</name>
							<description>The power state of PD_USB power chain 0.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_C0_PWR_STAT</name>
							<description>The power state of PD_SDIO power chain 0.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_C0_PWR_STAT</name>
							<description>The power state of PD_NVM0 power chain 0.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_C0_PWR_STAT</name>
							<description>The power state of PD_NVM power chain 0.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN1_STS0</name>
					<description>Power domain power chain 1 status register 0</description>
					<addressOffset>0x81F0</addressOffset>
					<fields>
						<field>
							<name>PD_PCIE_C1_PWR_STAT</name>
							<description>The power state of PD_PCIE power chain 1.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_C1_PWR_STAT</name>
							<description>The power state of PD_GMAC power chain 1.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_C1_PWR_STAT</name>
							<description>The power state of PD_PHP power chain 1.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_C1_PWR_STAT</name>
							<description>The power state of PD_AUDIO power chain 1.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_C1_PWR_STAT</name>
							<description>The power state of PD_VO1 power chain 1.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_C1_PWR_STAT</name>
							<description>The power state of PD_VO0 power chain 1.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_C1_PWR_STAT</name>
							<description>The power state of PD_VOP power chain 1.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_C1_PWR_STAT</name>
							<description>The power state of PD_RGA31 power chain 1.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_C1_PWR_STAT</name>
							<description>The power state of PD_ISP1 power chain 1.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_C1_PWR_STAT</name>
							<description>The power state of PD_FEC power chain 1.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_C1_PWR_STAT</name>
							<description>The power state of PD_VI power chain 1.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_C1_PWR_STAT</name>
							<description>The power state of PD_AV1 power chain 1.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_C1_PWR_STAT</name>
							<description>The power state of PD_RGA30.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_C1_PWR_STAT</name>
							<description>The power state of PD_VDPU power chain 1.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_C1_PWR_STAT</name>
							<description>The power state of PD_RKVDEC1 power chain 1.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_C1_PWR_STAT</name>
							<description>The power state of PD_RKVDEC0 power chain 1.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_C1_PWR_STAT</name>
							<description>The power state of PD_VENC1 power chain 1.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_C1_PWR_STAT</name>
							<description>The power state of PD_VENC0 power chain 1.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_C1_PWR_STAT</name>
							<description>The power state of PD_NPU2 power chain 1.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_C1_PWR_STAT</name>
							<description>The power state of PD_NPU1 power chain 1.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_C1_PWR_STAT</name>
							<description>The power state of PD_NPUTOP power chain 1.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_7_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_7 power chain 1.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_6_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_6 power chain 1.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_5_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_5 power chain 1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_4_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_4 power chain 1.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_3_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_3 power chain 1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_2_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_2 power chain 1.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_1_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_1 power chain 1.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_0_C1_PWR_STAT</name>
							<description>The power state of PD_CPU_0 power chain 1.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_CHAIN1_STS1</name>
					<description>Power domain power chain 1 status register 1</description>
					<addressOffset>0x81F4</addressOffset>
					<fields>
						<field>
							<name>PD_CENTER_C1_PWR_STAT</name>
							<description>The power state of PD_CENTER power chain 1.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_C1_PWR_STAT</name>
							<description>The power state of PD_CRYPTO power chain 1.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_C1_PWR_STAT</name>
							<description>The power state of PD_SDMMC power chain 1.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SECURE_C1_PWR_STAT</name>
							<description>The power state of PD_SECURE power chain 1.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_C1_PWR_STAT</name>
							<description>The power state of PD_USB power chain 1.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_C1_PWR_STAT</name>
							<description>The power state of PD_SDIO power chain 1.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_C1_PWR_STAT</name>
							<description>The power state of PD_NVM0 power chain 1.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM_C1_PWR_STAT</name>
							<description>The power state of PD_NVM power chain 1.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER UP</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_MEM_STS0</name>
					<description>Power domain memory power status register 0</description>
					<addressOffset>0x81F8</addressOffset>
					<fields>
						<field>
							<name>PD_PCIE_MEM_PWR_STAT</name>
							<description>The power state of PD_PCIE memory.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_MEM_PWR_STAT</name>
							<description>The power state of PD_GMAC memory.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_MEM_PWR_STAT</name>
							<description>The power state of PD_PHP memory.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_MEM_PWR_STAT</name>
							<description>The power state of PD_AUDIO memory.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_MEM_PWR_STAT</name>
							<description>The power state of PD_VO1 memory.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_MEM_PWR_STAT</name>
							<description>The power state of PD_VO0 memory.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_MEM_PWR_STAT</name>
							<description>The power state of PD_VOP memory.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_MEM_PWR_STAT</name>
							<description>The power state of PD_RGA31 memory.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_MEM_PWR_STAT</name>
							<description>The power state of PD_ISP1 memory.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_MEM_PWR_STAT</name>
							<description>The power state of PD_FEC memory.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_MEM_PWR_STAT</name>
							<description>The power state of PD_VI memory.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_MEM_PWR_STAT</name>
							<description>The power state of PD_AV1 memory.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_MEM_PWR_STAT</name>
							<description>The power state of PD_RGA30 memory.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_MEM_PWR_STAT</name>
							<description>The power state of PD_RKVDEC1 memory.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_MEM_PWR_STAT</name>
							<description>The power state of PD_RKVDEC0 memory.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_MEM_PWR_STAT</name>
							<description>The power state of PD_VENC1 memory.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_MEM_PWR_STAT</name>
							<description>The power state of PD_VENC0 memory.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_MEM_PWR_STAT</name>
							<description>The power state of PD_NPU2 memory.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_MEM_PWR_STAT</name>
							<description>The power state of PD_NPU1 memory.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_MEM_PWR_STAT</name>
							<description>The power state of PD_NPUTOP memory.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_7_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_7 memory.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_6_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_6 memory.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_5_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_5 memory.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_4_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_4 memory.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_3_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_3 memory.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_2_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_2 memory.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_1_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_1 memory.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU_0_MEM_PWR_STAT</name>
							<description>The power state of PD_CPU_0 memory.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_PWR_MEM_STS1</name>
					<description>Power domain memory power status register 1</description>
					<addressOffset>0x81FC</addressOffset>
					<fields>
						<field>
							<name>PD_DSU_MEM_PWR_STAT4</name>
							<description>used to indicate other memory power state.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_MEM_PWR_STAT3</name>
							<description>used to indicate "L3 Tag ways 8~11, L3 Data portion 1 RAMs" memory power state.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_MEM_PWR_STAT2</name>
							<description>used to indicate "L3 Tag ways 4~7" memory power state.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_MEM_PWR_STAT1</name>
							<description>used to indicate "L3 Tag ways 0~3, L3 Data portion 0, and L3 Victim RAMs" memory state.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_MEM_PWR_STAT0</name>
							<description>used to indicate "Snoop filter and LTDB RAMs" memory power state.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_MEM_PWR_STAT</name>
							<description>The power state of VD_DDR23 memory.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_MEM_PWR_STAT</name>
							<description>The power state of VD_DDR01 memory.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_MEM_PWR_STAT</name>
							<description>The power state of PD_CENTER memory.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_MEM_PWR_STAT</name>
							<description>The power state of PD_CRYPTO memory.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_MEM_PWR_STAT</name>
							<description>The power state of PD_SDMMC memory.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_MEM_PWR_STAT</name>
							<description>The power state of PD_USB memory.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_MEM_PWR_STAT</name>
							<description>The power state of PD_SDIO memory.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_MEM_PWR_STAT</name>
							<description>The power state of PD_NVM0 memory.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POWER_UP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>POWER_DOWN</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON0</name>
					<description>Memory repair control register 0</description>
					<addressOffset>0x8200</addressOffset>
					<fields>
						<field>
							<name>BISR_INITRSTN_DIS</name>
							<description>Disable initial reset for memory repair logic.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_SFT_ENA</name>
							<description>Enable memory repair control by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_RESETN_SFT</name>
							<description>Generate bisr_resetN by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BISR_REPAIR_MODE</name>
							<description>Memory repair mode.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>SERIAL</name>
									<description>Serial repair mode. In this mode, memory repair will start after power domain is power up, not need to wait for other domain power up. If multi domains are power up at the same time, the repair is executed according to the repair group order.</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PARALLEL</name>
									<description>Parallel repair mode. In this mode, memory repair will not start until all specified power domains are power up.</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_TIMEOUT_ENA</name>
							<description>Enable memory repair timeout counter.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_CLKGATE_SFTENA</name>
							<description>Enable memory repair clock gating by software. If asserted, memory repair clock is gated.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_CLKGATE_ENA</name>
							<description>Enable memory repair auto clock gating by hardware. If asserted, memory repair clock is auto gated when memory repair is idle.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BISR_PDGDONE</name>
							<description>PDGDone come from bisr_PDGDone, controlled by hardware. Only one bit can be set to 1 at a time.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SFT_PDGDONE</name>
							<description>PDGDone come from sft_PDGDone (pd_xx_pdgdone_sftena), controlled by software. Only one bit can be set to 1 at a time.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BISR_DONE</name>
							<description>PDGDone come from bisr_Done, controlled by hardware. Only one bit can be set to 1 at a time.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BISR_TIMEOUT</name>
							<description>PDGDone come from bisr_timeout, controlled by hardware. Only one bit can be set to 1 at a time.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BISR_INIT</name>
							<description>Enable memory repair initialization. When asserted, the chip will startup memory repair for memory of power on if external memory repair information is ready. It should be set to 0 if chip is reset by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON1</name>
					<description>Memory repair control register 1</description>
					<addressOffset>0x8204</addressOffset>
					<fields>
						<field>
							<name>PD_RGA31_REPAIR_ENA</name>
							<description>Enable memory repair for PD_RGA31 by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_ISP1 by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_REPAIR_ENA</name>
							<description>Enable memory repair for PD_FEC by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VI by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_AV1 by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_REPAIR_ENA</name>
							<description>Enable memory repair for PD_RGA30 by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VDPU by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_RKVDEC1 by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_RKVDEC0 by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VENC1 by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VENC0 by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_REPAIR_ENA</name>
							<description>Enable memory repair for PD_NPU2 by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_NPU1 by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_REPAIR_ENA</name>
							<description>Enable memory repair for PD_NPUTOP by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_BISR_ENA</name>
							<description>Enable memory repair for VD_GPU by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON2</name>
					<description>Memory repair control register 2</description>
					<addressOffset>0x8208</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_REPAIR_ENA</name>
							<description>Enable memory repair for PD_BUS by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_REPAIR_ENA</name>
							<description>Enable memory repair for VD_DDR23 by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_REPAIR_ENA</name>
							<description>Enable memory repair for VD_DDR01 by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CENTER by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CRYPTO by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_REPAIR_ENA</name>
							<description>Enable memory repair for PD_SDMMC by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_REPAIR_ENA</name>
							<description>Enable memory repair for PD_USB by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_REPAIR_ENA</name>
							<description>Enable memory repair for PD_SDIO by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_NVM0 by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_REPAIR_ENA</name>
							<description>Enable memory repair for PD_PCIE by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_REPAIR_ENA</name>
							<description>Enable memory repair for PD_GMAC by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_REPAIR_ENA</name>
							<description>Enable memory repair for PD_PHP by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_REPAIR_ENA</name>
							<description>Enable memory repair for PD_AUDIO by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VO1 by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VO0 by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOP by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON3</name>
					<description>Memory repair control register 3</description>
					<addressOffset>0x820C</addressOffset>
					<fields>
						<field>
							<name>PD_VOPESMART_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPESMART by hardware.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPDSC4K by hardware.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPDSC8K by hardware.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER3 by hardware.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER2 by hardware.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER1 by hardware.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER0 by hardware.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU0 by hardware.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU1 by hardware.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU2 by hardware.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU3 by hardware.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU4 by hardware.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU5 by hardware.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU6 by hardware.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_REPAIR_ENA</name>
							<description>Enable memory repair for PD_CPU7 by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_REPAIR_ENA</name>
							<description>Enable memory repair for PD_DSU by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON4</name>
					<description>Memory repair control register 4</description>
					<addressOffset>0x8210</addressOffset>
					<fields>
						<field>
							<name>PD_RGA31_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_RGA31 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_ISP1 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_FEC by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VI by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_AV1 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_RGA30 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VDPU by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_RKVDEC1 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_RKVDEC0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VENC1 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VENC0 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_NPU2 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_NPU1 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_NPUTOP by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_BISR_SFTENA</name>
							<description>Enable memory repair for VD_GPU by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_PMU1 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON5</name>
					<description>Memory repair control register 5</description>
					<addressOffset>0x8214</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_BUS by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_REPAIR_SFTENA</name>
							<description>Enable memory repair for VD_DDR23 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_REPAIR_SFTENA</name>
							<description>Enable memory repair for VD_DDR01 by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CENTER by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CRYPTO by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_SDMMC by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_USB by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_SDIO by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_NVM0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_PCIE by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_GMAC by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_PHP by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_AUDIO by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VO1 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VO0 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOP by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON6</name>
					<description>Memory repair control register 6</description>
					<addressOffset>0x8218</addressOffset>
					<fields>
						<field>
							<name>PD_VOPESMART_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPESMART by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPDSC4K by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPDSC8K by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER3 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER2 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER1 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_VOPCLUSTER0 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU0 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU1 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU2 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU3 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU4 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU5 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU6 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_CPU7 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_REPAIR_SFTENA</name>
							<description>Enable memory repair for PD_DSU by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON7</name>
					<description>Memory repair control register 7</description>
					<addressOffset>0x821C</addressOffset>
					<fields>
						<field>
							<name>PD_RGA31_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_RGA31 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_ISP1 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_FEC by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VI by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_AV1 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_RGA30 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VDPU by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_RKVDEC1 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_RKVDEC0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VENC1 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VENC0 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_NPU2 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_NPU1 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_NPUTOP by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_PDGDONE_SFTENA</name>
							<description>Configure repair done for VD_GPU by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_PMU1 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON8</name>
					<description>Memory repair control register 8</description>
					<addressOffset>0x8220</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_BUS by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_PDGDONE_SFTENA</name>
							<description>Configure repair done for VD_DDR23 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_PDGDONE_SFTENA</name>
							<description>Configure repair done for VD_DDR01 by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CENTER by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CRYPTO by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_SDMMC by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_USB by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_SDIO by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_NVM0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_PCIE by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_GMAC by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_PHP by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_AUDIO by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VO1 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VO0 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_PDGDONE_SFTENA</name>
							<description>Active repair PD_VOP by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON9</name>
					<description>Memory repair control register 9</description>
					<addressOffset>0x8224</addressOffset>
					<fields>
						<field>
							<name>PD_VOPESMART_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPESMART by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPDSC4K by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPDSC8K by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPCLUSTER3 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPCLUSTER2 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPCLUSTER1 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_VOPCLUSTER0 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU0 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU1 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU2 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU3 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU4 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU5 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU6 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_CPU7 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_PDGDONE_SFTENA</name>
							<description>Configure repair done for PD_DSU by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON10</name>
					<description>Memory repair control register 10</description>
					<addressOffset>0x8228</addressOffset>
					<fields>
						<field>
							<name>WRITE_ENABLE</name>
							<description>Write Inactive for lower 16 bits, each bit is individual.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Write access Active</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Write access Inactive</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_RGA31 by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_ISP1 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_FEC by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VI by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_AV1 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_RGA30 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VDPU by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_RKVDEC1 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_RKVDEC0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VENC1 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VENC0 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_NPU2 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_NPU1 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_NPUTOP by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_PMU1 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_PMU1 by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON11</name>
					<description>Memory repair control register 11</description>
					<addressOffset>0x822C</addressOffset>
					<fields>
						<field>
							<name>WRITE_ENABLE</name>
							<description>Write Inactive for lower 16 bits, each bit is individual.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<description>Write access Active</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<description>Write access Inactive</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_BUS_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_BUS by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_INITRSTN_SFTENA</name>
							<description>Configure initial reset for VD_DDR23 by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_INITRSTN_SFTENA</name>
							<description>Configure initial reset for VD_DDR01 by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CENTER by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CRYPTO by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_SDMMC by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_USB by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_SDIO by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_NVM0 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_PCIE by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_GMAC by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_PHP by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_AUDIO by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VO1 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VO0 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOP by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON12</name>
					<description>Memory repair control register 12</description>
					<addressOffset>0x8230</addressOffset>
					<fields>
						<field>
							<name>PD_VOPESMART_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPESMART by software.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPDSC4K by software.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPDSC8K by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPCLUSTER3 by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPCLUSTER2 by software.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPCLUSTER1 by software.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_VOPCLUSTER0 by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU0 by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU1 by software.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU2 by software.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU3 by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU4 by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU5 by software.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU6 by software.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_CPU7 by software.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_INITRSTN_SFTENA</name>
							<description>Configure initial reset for PD_DSU by software.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON13</name>
					<description>Memory repair control register 13</description>
					<addressOffset>0x8234</addressOffset>
					<fields>
						<field>
							<name>PCIEPHY_INITRSTN_SFTENA</name>
							<description>Configure repair initial reset for PCIEPHY by software.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_INITRSTN_SFTENA</name>
							<description>Configure repair initial reset for HDMIRXPHY by software.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEPHY_PDGDONE_SFTENA</name>
							<description>Configure repair done for PCIEPHY by software.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_PDGDONE_SFTENA</name>
							<description>Configure repair done for HDMIRXPHY by software.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>INACTIVE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEPHY_REPAIR_SFTENA</name>
							<description>Enable memory repair for PCIEPHY by software.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_REPAIR_SFTENA</name>
							<description>Enable memory repair for HDMIRXPHY by software.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIEPHY_REPAIR_ENA</name>
							<description>Enable memory repair for PCIEPHY by hardware.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_REPAIR_ENA</name>
							<description>Enable memory repair for HDMIRXPHY by hardware.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_CON14</name>
					<description>Memory repair control register 14</description>
					<addressOffset>0x8238</addressOffset>
					<fields>
						<field>
							<name>BISR_TIMEOUT_CNT</name>
							<description>BISR timeout count for PDGDone. Number of repair clock used by counter logic.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS0</name>
					<description>Memory repair status register 0</description>
					<addressOffset>0x8280</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_DWN_PDGDONE</name>
							<description>PDGDone status for PD_BUS repair.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_DWN_PDGDONE</name>
							<description>PDGDone status for VD_DDR23 repair.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_DWN_PDGDONE</name>
							<description>PDGDone status for VD_DDR01 repair.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_DWN_PDGDONE</name>
							<description>PDGDone status for PD_CENTER repair.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_DWN_PDGDONE</name>
							<description>PDGDone status for PD_CRYPTO repair.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_DWN_PDGDONE</name>
							<description>PDGDone status for PD_SDMMC repair.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_DWN_PDGDONE</name>
							<description>PDGDone status for PD_USB repair.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_DWN_PDGDONE</name>
							<description>PDGDone status for PD_SDIO repair.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_DWN_PDGDONE</name>
							<description>PDGDone status for PD_NVM0 repair.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_DWN_PDGDONE</name>
							<description>PDGDone status for PD_PCIE repair.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_DWN_PDGDONE</name>
							<description>PDGDone status for PD_GMAC repair.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_DWN_PDGDONE</name>
							<description>PDGDone status for PD_PHP repair.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_DWN_PDGDONE</name>
							<description>PDGDone status for PD_AUDIO repair.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VO1 repair.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VO0 repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VOP repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_DWN_PDGDONE</name>
							<description>PDGDone status for PD_RGA31 repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_ISP1 repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_DWN_PDGDONE</name>
							<description>PDGDone status for PD_FEC repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VI repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_AV1 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_DWN_PDGDONE</name>
							<description>PDGDone status for PD_RGA30 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VDPU repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_RKVDEC1 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_DWN_PDGDONE</name>
							<description>PDGDone status for PD_RKVDEC0 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VENC1 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_DWN_PDGDONE</name>
							<description>PDGDone status for PD_VENC0 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_DWN_PDGDONE</name>
							<description>PDGDone status for PD_NPU2 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_DWN_PDGDONE</name>
							<description>PDGDone status for PD_NPU1 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_DWN_PDGDONE</name>
							<description>PDGDone status for PD_NPUTOP repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_BISR_PDGDONE</name>
							<description>PDGDone status for VD_GPU repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_PMU1 repair.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS1</name>
					<description>Memory repair status register 1</description>
					<addressOffset>0x8284</addressOffset>
					<fields>
						<field>
							<name>PCIEPHY_REPAIR_PDGDONE</name>
							<description>PDGDone status for PCIEPHY repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_REPAIR_PDGDONE</name>
							<description>PDGDone status for HDMIRXPHY repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPESMART_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPESMAKRT repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPDSC4K repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPDSC8K repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPCLUSTER3 repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPCLUSTER2 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPCLUSTER1 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_VOPCLUSTER0 repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU0 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU1 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU3 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU3 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU4 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU5 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU6 repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_CPU7 repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_REPAIR_PDGDONE</name>
							<description>PDGDone status for PD_DSU repair.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_COMPLETE</name>
									<description>Repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPLETE</name>
									<description>Repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS2</name>
					<description>Memory repair status register 2</description>
					<addressOffset>0x8288</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_REPAIR_CEDIS</name>
							<description>CEDis status for PD_BUS repair.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_REPAIR_CEDIS</name>
							<description>CEDis status for VD_DDR23 repair.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_REPAIR_CEDIS</name>
							<description>CEDis status for VD_DDR01 repair.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CENTER repair.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CRYPTO repair.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_REPAIR_CEDIS</name>
							<description>CEDis status for PD_SDMMC repair.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_REPAIR_CEDIS</name>
							<description>CEDis status for PD_USB repair.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_REPAIR_CEDIS</name>
							<description>CEDis status for PD_SDIO repair.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_NVM0 repair.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_REPAIR_CEDIS</name>
							<description>CEDis status for PD_PCIE repair.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_REPAIR_CEDIS</name>
							<description>CEDis status for PD_GMAC repair.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_REPAIR_CEDIS</name>
							<description>CEDis status for PD_PHP repair.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_REPAIR_CEDIS</name>
							<description>CEDis status for PD_AUDIO repair.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VO1 repair.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VO0 repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOP repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_REPAIR_CEDIS</name>
							<description>CEDis status for PD_RGA31 repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_ISP1 repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_REPAIR_CEDIS</name>
							<description>CEDis status for PD_FEC repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VI repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_AV1 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_REPAIR_CEDIS</name>
							<description>CEDis status for PD_RGA30 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VDPU repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_RKVDEC1 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_RKVDEC0 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VENC1 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VENC0 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_REPAIR_CEDIS</name>
							<description>CEDis status for PD_NPU2 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_NPU1 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_REPAIR_CEDIS</name>
							<description>CEDis status for PD_NPUTOP repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_BISR_CEDIS</name>
							<description>CEDis status for VD_GPU repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_PMU1 repair.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS3</name>
					<description>Memory repair status register 3</description>
					<addressOffset>0x828C</addressOffset>
					<fields>
						<field>
							<name>PCIEPHY_REPAIR_CEDIS</name>
							<description>CEDis status for PCIEPHY repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_REPAIR_CEDIS</name>
							<description>CEDis status for HDMIRXPHY repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPESMART_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPESMAKRT repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPDSC4K repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPDSC8K repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPCLUSTER3 repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPCLUSTER2 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPCLUSTER1 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_VOPCLUSTER0 repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU0 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU1 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU3 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU3 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU4 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU5 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU6 repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_REPAIR_CEDIS</name>
							<description>CEDis status for PD_CPU7 repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_REPAIR_CEDIS</name>
							<description>CEDis status for PD_DSU repair.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>READY</name>
									<description>Repair ready</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSY</name>
									<description>Repair busy</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS4</name>
					<description>Memory repair status register 4</description>
					<addressOffset>0x8290</addressOffset>
					<fields>
						<field>
							<name>PD_BUS_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_BUS repair.</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR23_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for VD_DDR23 repair.</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DDR01_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for VD_DDR01 repair.</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CENTER_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CENTER repair.</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CRYPTO_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CRYPTO repair.</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDMMC_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_SDMMC repair.</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_USB_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_USB repair.</description>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_SDIO_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_SDIO repair.</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NVM0_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_NVM0 repair.</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PCIE_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_PCIE repair.</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GMAC_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_GMAC repair.</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PHP_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_PHP repair.</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AUDIO_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_AUDIO repair.</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VO1 repair.</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VO0_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VO0 repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOP_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOP repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA31_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_RGA31 repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_ISP1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_ISP1 repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_FEC_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_FEC repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VI_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VI repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_AV1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_AV1 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RGA30_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_RGA30 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VDPU_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VDPU repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_RKVDEC1 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_RKVDEC0_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_RKVDEC0 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VENC1 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VENC0_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VENC0 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU2_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_NPU2 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPU1_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_NPU1 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_NPUTOP_DWN_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_NPUTOP repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_GPU_BISR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for VD_GPU repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_PMU1_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_PMU1.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PMU_BISR_STS5</name>
					<description>Memory repair status register 5</description>
					<addressOffset>0x8294</addressOffset>
					<fields>
						<field>
							<name>PCIEPHY_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PCIEPHY repair.</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMIRXPHY_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for HDMIRXPHY repair.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPESMART_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPESMAKRT repair.</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC4K_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPDSC4K repair.</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPDSC8K_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPDSC8K repair.</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER3_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPCLUSTER3 repair.</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER2_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPCLUSTER2 repair.</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER1_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPCLUSTER1 repair.</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_VOPCLUSTER0_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_VOPCLUSTER0 repair.</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU0_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU0 repair.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU1_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU1 repair.</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU2_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU3 repair.</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU3_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU3 repair.</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU4_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU4 repair.</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU5_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU5 repair.</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU6_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU6 repair.</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_CPU7_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_CPU7 repair.</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PD_DSU_REPAIR_PWR_REPAIR_STAT</name>
							<description>Power and repair status for PD_DSU repair.</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DOWN_OR_INCOMPLETE</name>
									<description>Power down or repair not complete</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UP_AND_COMPLETE</name>
									<description>Power up and repair complete</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SGRF_BUS</name>
			<groupName>GRF</groupName>
			<baseAddress>0x0FD586000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>FIREWALL_CON00</name>
					<addressOffset>0x0240</addressOffset>
					<fields>
						<field>
							<name>SYS_GRF</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY0_GRF</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSIDPHY1_GRF</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PCIe3PHY_GRF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PIPE_PHY0_GRF</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PIPE_PHY1_GRF</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PIPE_PHY2_GRF</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USBDPPHY0_GRF</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USBDPPHY1_GRF</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2PHY0_GRF</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2PHY1_GRF</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2PHY2_GRF</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2PHY3_GRF</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDPTXPHY0_GRF</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDPTXPHY1_GRF</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON01</name>
					<addressOffset>0x0244</addressOffset>
					<fields>
						<field>
							<name>MIPIDCPHY0_GRF</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIPIDCPHY1_GRF</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUS_IOC</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO1_4_IOC</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO3_5_IOC</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO2_IOC</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VCCIO6_IOC</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EMMC_IOC</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRU_NS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHP_PPLL_CRU</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON02</name>
					<addressOffset>0x0248</addressOffset>
					<fields>
						<field>
							<name>SPINLOCK</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMAC0_NS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMAC1_NS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CAN0</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CAN1</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CAN2</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECOM</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C1</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C2</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C3</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C4</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C5</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_NS_0_6CH</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON03</name>
					<addressOffset>0x024C</addressOffset>
					<fields>
						<field>
							<name>TIMER_NS_1_6CH</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WDT_NS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI1</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI2</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI3</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART1</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART2</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART3</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART4</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART5</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART6</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON04</name>
					<addressOffset>0x0250</addressOffset>
					<fields>
						<field>
							<name>UART7</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART8</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART9</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM1</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM2</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWM3</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TSADC</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SARADC</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAILBOX0_MCU_PMU</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAILBOX1_MCU_DDR</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C6</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C7</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON05</name>
					<addressOffset>0x0254</addressOffset>
					<fields>
						<field>
							<name>I2C8</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI4</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OTP_NS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAILBOX2_MCU_NPU</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTMUX_MCU_PMU</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTMUX_MCU_DDR</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMAC2_NS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON06</name>
					<addressOffset>0x0258</addressOffset>
					<fields>
						<field>
							<name>HDPTX_Combo_PHY0</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USBDP_PHY0</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USBDP_PHY1</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIPI_CD_PHY0</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIPI_CD_PHY1</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIPI_CSI_DPHY0</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIPI_CSI_DPHY1</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HDMI_RX_PHY</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>Combo_PIPE_PHY0</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>Combo_PIPE_PHY1</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>Combo_PIPE_PHY2</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON07</name>
					<addressOffset>0x025C</addressOffset>
					<fields>
						<field>
							<name>PCIe3_PHY</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON08</name>
					<addressOffset>0x0260</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON09</name>
					<addressOffset>0x0264</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON10</name>
					<addressOffset>0x0268</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON11</name>
					<addressOffset>0x026C</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON12</name>
					<addressOffset>0x0270</addressOffset>
					<fields>
						<field>
							<name>USB3_0</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB3_1</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2HOST_0</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB2HOST_1</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USB_GRF</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON13</name>
					<addressOffset>0x0274</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON14</name>
					<addressOffset>0x0278</addressOffset>
					<fields>
						<field>
							<name>SDMMC</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDMMC_BUF</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRYPTO_NS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRNG_NS</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON15</name>
					<addressOffset>0x027C</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON16</name>
					<addressOffset>0x0280</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON17</name>
					<addressOffset>0x0284</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON18</name>
					<addressOffset>0x0288</addressOffset>
					<fields>
						<field>
							<name>FSPI</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDIO</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EMMC</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON19</name>
					<addressOffset>0x028C</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON20</name>
					<addressOffset>0x0290</addressOffset>
					<fields>
						<field>
							<name>DAPLITE2</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIGCORE0_GRF</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIGCORE1_GRF</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LITCORE_GRF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_GRF</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIGCORE0_CRU</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIGCORE1_CRU</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DSU_CRU</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PVTM_CORE_B0</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PVTM_CORE_B1</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PVTM_CORE_L</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON21</name>
					<addressOffset>0x0294</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON22</name>
					<addressOffset>0x0298</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON23</name>
					<addressOffset>0x029C</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON24</name>
					<addressOffset>0x02A0</addressOffset>
					<fields>
						<field>
							<name>DDR_MON3</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_MON2</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_MON1</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR_MON0</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2DDR</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY3_CRU</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2_CRU</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY1_CRU</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY0_CRU</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_GRF</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR23_GRF</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDR01_GRF</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_3</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_2</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_1</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRCTL_0</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON25</name>
					<addressOffset>0x02A4</addressOffset>
					<fields>
						<field>
							<name>DDRPHY0</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY1</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY2</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DDRPHY3</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WDT_DDR</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_DDR_2CH</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SHARE_MEM_SLV</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>FIREWALL_CON26</name>
					<addressOffset>0x02A8</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON27</name>
					<addressOffset>0x02AC</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON28</name>
					<addressOffset>0x02B0</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON29</name>
					<addressOffset>0x02B4</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON30</name>
					<addressOffset>0x02B8</addressOffset>
				</register>
				<register>
					<name>FIREWALL_CON31</name>
					<addressOffset>0x02BC</addressOffset>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>