// Seed: 1492414975
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input wire id_7,
    output wand id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wand id_12
);
  logic id_14;
  ;
  logic id_15;
  assign id_15 = 1'd0 ? 1 == 1 : -1'b0 ^ 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3
  );
endmodule
