\chapter{Game Boy external bus}

\section{Bus timings}

\begin{figure}[H]
  \centering
  \begin{tikztimingtable}
    CLK 4MHz & L 9{C}    \\
    PHI 1MHz & L 4C 4C C \\
    A0-A14   & 10U       \\
    RD       & E 9L      \\
    WR       & 10H       \\
    A15      & E 8H E    \\
    CS       & E 8H E    \\
    Data     & X 9Z      \\
    \extracode
    \tablegrid[opacity=0.2]
    \tablerules
    \begin{background}
      \vertlines[opacity=0.5]{1, 9}
    \end{background}
  \end{tikztimingtable}
  \caption{External bus idle machine cycle}
\end{figure}

\begin{figure}[H]
  \centering
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & 2U 7D{addr} U   \\
      RD       & E 9L            \\
      WR       & 10H             \\
      A15      & E 2H 6L E       \\
      CS       & E 8H E          \\
      Data     & X 2Z 6D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
      \draw[opacity=0.5, olive, thick] (7, 1.5) -- (7, -14.5);
    \end{tikztimingtable}
    \caption[0x0000-0x7FFF]{\hexrange{0000}{7FFF}\footnotemark}
    \vspace{1cm}
  \end{subfigure}
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & 2U 7D{addr} U   \\
      RD       & E 9L            \\
      WR       & 10H             \\
      A15      & E 8H E          \\
      CS       & E 2H 6L E       \\
      Data     & X 2Z 6D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
      \draw[opacity=0.5, olive, thick] (7, 1.5) -- (7, -14.5);
    \end{tikztimingtable}
    \caption{\hexrange{A000}{FDFF}}
    \vspace{1cm}
  \end{subfigure}
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}        \\
      PHI 1MHz & L 4C 4C C     \\
      A0-A14   & 2U 7D{addr} U \\
      RD       & E 9L          \\
      WR       & 10H           \\
      A15      & E 8H E        \\
      CS       & E 8H E        \\
      Data     & X 9Z          \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption{\hexrange{FE00}{FFFF}}
    \vspace{1cm}
  \end{subfigure}
  \caption{External bus CPU read machine cycles}
\end{figure}

\footnotetext{
  Does not apply to \hexrange{0000}{00FF} reads while the boot ROM is
  enabled. Boot ROM accesses do not affect the external bus, so it is in the
  idle state.
}

\begin{figure}[H]
  \centering
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & 2U 7D{addr} U   \\
      RD       & E L 7H L        \\
      WR       & 5H 3L 2H        \\
      A15      & E 2H 6L E       \\
      CS       & E 8H E          \\
      Data     & X 4Z 4D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption[0x0000-0x7FFF]{\hexrange{0000}{7FFF}\footnotemark}
    \vspace{1cm}
  \end{subfigure}
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & 2U 7D{addr} U   \\
      RD       & E L 7H L        \\
      WR       & 5H 3L 2H        \\
      A15      & E 8H E          \\
      CS       & E 2H 6L E       \\
      Data     & X 4Z 4D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption{\hexrange{A000}{FDFF}}
    \vspace{1cm}
  \end{subfigure}
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}        \\
      PHI 1MHz & L 4C 4C C     \\
      A0-A14   & 2U 7D{addr} U \\
      RD       & E 9L          \\
      WR       & 10H           \\
      A15      & E 8H E        \\
      CS       & E 8H E        \\
      Data     & X 9Z          \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption{\hexrange{FE00}{FFFF}}
    \vspace{1cm}
  \end{subfigure}
  \caption{External bus timings for CPU write cycles}
\end{figure}

\footnotetext{
  Does not apply to \hexrange{0000}{00FF} writes while the boot ROM is
  enabled. Boot ROM accesses do not affect the external bus, so it is in the
  idle state.
}

\begin{figure}[H]
  \centering
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & U 8D{addr} U    \\
      RD       & E 9L         \\
      WR       & 10H        \\
      A15      & E 8L E      \\
      CS       & E 8H E          \\
      Data     & X 8D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption[0x0000-0x7FFF]{\hexrange{0000}{7FFF}\footnotemark}
    \vspace{1cm}
  \end{subfigure}
  \begin{subfigure}{0.4\textwidth}
    \begin{tikztimingtable}
      CLK 4MHz & L 9{C}          \\
      PHI 1MHz & L 4C 4C C       \\
      A0-A14   & U 8D{addr} U   \\
      RD       & E 9L        \\
      WR       & 10H         \\
      A15      & E 8H E          \\
      CS       & E 8L E     \\
      Data     & X 8D{data} Z \\
      \extracode
      \tablegrid[opacity=0.2]
      \tablerules
      \begin{background}
        \vertlines[opacity=0.5]{1, 9}
      \end{background}
    \end{tikztimingtable}
    \caption{\hexrange{A000}{FFFF}}
    \vspace{1cm}
  \end{subfigure}
  \caption{External bus timings for OAM DMA read cycles}
\end{figure}

\footnotetext{
  Does not apply to \hexrange{0000}{00FF} accesses while the boot ROM is
  enabled. Boot ROM accesses do not affect the external bus, so it is in the
  idle state.
}
