{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707962117916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707962117917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 20:55:17 2024 " "Processing started: Wed Feb 14 20:55:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707962117917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962117917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962117917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707962118609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707962118609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128 " "Found entity 1: noise_128" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/nios_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART " "Found entity 1: NIOS_UART" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_irq_mapper " "Found entity 1: NIOS_UART_irq_mapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0 " "Found entity 1: NIOS_UART_mm_interconnect_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_003_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124692 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_003 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_003" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124701 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_002 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_002" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124711 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_001 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707962124719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124720 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router " "Found entity 2: NIOS_UART_mm_interconnect_0_router" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_uart_0_tx " "Found entity 1: NIOS_UART_uart_0_tx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124802 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_uart_0_rx_stimulus_source " "Found entity 2: NIOS_UART_uart_0_rx_stimulus_source" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124802 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_uart_0_rx " "Found entity 3: NIOS_UART_uart_0_rx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124802 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_uart_0_regs " "Found entity 4: NIOS_UART_uart_0_regs" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124802 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_uart_0 " "Found entity 5: NIOS_UART_uart_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_on_chip_mem " "Found entity 1: NIOS_UART_on_chip_mem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0 " "Found entity 1: NIOS_UART_nios2_gen2_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_UART_nios2_gen2_0_cpu " "Found entity 21: NIOS_UART_nios2_gen2_0_cpu" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/urng_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urng_64 " "Found entity 1: urng_64" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/urng_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_wrapper " "Found entity 1: noise_128_wrapper" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise " "Found entity 1: noise" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/pam_4_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_decode " "Found entity 1: pam_4_decode" {  } { { "qsys/RX/synthesis/submodules/PAM_4_decoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/PAM_4_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/gray_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_decode " "Found entity 1: grey_decode" {  } { { "qsys/RX/synthesis/submodules/gray_decoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/gray_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/decision_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker " "Found entity 1: decision_maker" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE " "Found entity 1: DFE" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962124994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962124994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707962125050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_onchip_memory2_0 " "Found entity 1: TX_onchip_memory2_0" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707962125203 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 SerDes_Sys.sv(11) " "Output port \"HEX0\" at SerDes_Sys.sv(11) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707962125208 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 SerDes_Sys.sv(12) " "Output port \"HEX1\" at SerDes_Sys.sv(12) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707962125208 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 SerDes_Sys.sv(13) " "Output port \"HEX2\" at SerDes_Sys.sv(13) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707962125208 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 SerDes_Sys.sv(14) " "Output port \"HEX3\" at SerDes_Sys.sv(14) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707962125208 "|SerDes_Sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125269 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1707962125279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125291 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962125291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125300 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125300 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_onchip_memory2_0 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TX_onchip_memory2_0\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/TX/synthesis/TX.v" "onchip_memory2_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TX_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TX_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962125425 ""}  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962125425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rm1 " "Found entity 1: altsyncram_2rm1" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962125482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962125482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rm1 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated " "Elaborating entity \"altsyncram_2rm1\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125558 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125558 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:channel_model " "Elaborating entity \"channel\" for hierarchy \"channel:channel_model\"" {  } { { "rtl/SerDes_Sys.sv" "channel_model" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel channel:channel_model\|ISI_channel:channel_module_0 " "Elaborating entity \"ISI_channel\" for hierarchy \"channel:channel_model\|ISI_channel:channel_module_0\"" {  } { { "qsys/channel/synthesis/channel.v" "channel_module_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller channel:channel_model\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\"" {  } { { "qsys/channel/synthesis/channel.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128_wrapper noise_128_wrapper:noise_wrapper_noise " "Elaborating entity \"noise_128_wrapper\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\"" {  } { { "rtl/SerDes_Sys.sv" "noise_wrapper_noise" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp noise_wrapper.sv(11) " "Verilog HDL or VHDL warning at noise_wrapper.sv(11): object \"temp\" assigned a value but never read" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707962125609 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128 " "Elaborating entity \"noise_128\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\"" {  } { { "rtl/noise/noise_wrapper.sv" "noise_128" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 noise_128.sv(31) " "Verilog HDL assignment warning at noise_128.sv(31): truncated value with size 32 to match size of target (8)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125617 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urng_64 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut " "Elaborating entity \"urng_64\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut\"" {  } { { "rtl/noise/noise_128.sv" "dut" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_128.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:receiver " "Elaborating entity \"RX\" for hierarchy \"RX:receiver\"" {  } { { "rtl/SerDes_Sys.sv" "receiver" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE RX:receiver\|DFE:dfe_0 " "Elaborating entity \"DFE\" for hierarchy \"RX:receiver\|DFE:dfe_0\"" {  } { { "qsys/RX/synthesis/RX.v" "dfe_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "division dfe.sv(25) " "Verilog HDL or VHDL warning at dfe.sv(25): object \"division\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707962125807 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dfe.sv(29) " "Verilog HDL assignment warning at dfe.sv(29): truncated value with size 16 to match size of target (8)" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125808 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker RX:receiver\|DFE:dfe_0\|decision_maker:DM " "Elaborating entity \"decision_maker\" for hierarchy \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "DM" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_value decision_maker.sv(15) " "Verilog HDL or VHDL warning at decision_maker.sv(15): object \"best_value\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707962125814 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_difference decision_maker.sv(16) " "Verilog HDL or VHDL warning at decision_maker.sv(16): object \"best_difference\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707962125814 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(22) " "Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125814 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(23) " "Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125815 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(24) " "Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125815 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(25) " "Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125815 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(28) " "Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707962125815 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_decode RX:receiver\|grey_decode:gray_decoder_0 " "Elaborating entity \"grey_decode\" for hierarchy \"RX:receiver\|grey_decode:gray_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "gray_decoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_decode RX:receiver\|pam_4_decode:pam4_decoder_0 " "Elaborating entity \"pam_4_decode\" for hierarchy \"RX:receiver\|pam_4_decode:pam4_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "pam4_decoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RX:receiver\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\"" {  } { { "qsys/RX/synthesis/RX.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART NIOS_UART:u0 " "Elaborating entity \"NIOS_UART\" for hierarchy \"NIOS_UART:u0\"" {  } { { "rtl/SerDes_Sys.sv" "u0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS_UART_nios2_gen2_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "nios2_gen2_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "cpu" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_test_bench NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962125991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126001 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962126001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962126038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962126038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126110 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962126110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126260 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962126260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962126294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962126294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962126402 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962126402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962126408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962127253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962127342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_on_chip_mem NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem " "Elaborating entity \"NIOS_UART_on_chip_mem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "on_chip_mem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962127366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962127995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 17920 " "Parameter \"maximum_depth\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17920 " "Parameter \"numwords_a\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8960 " "Parameter \"numwords_b\" = \"8960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707962128004 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707962128004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_he82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_he82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_he82 " "Found entity 1: altsyncram_he82" {  } { { "db/altsyncram_he82.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962128147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962128147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_he82 NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated " "Elaborating entity \"altsyncram_he82\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128147 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/onchip_mem.hex -- setting all initial values to 0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1707962128184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962128721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962128721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_he82.tdf" "decode2" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tib " "Found entity 1: mux_tib" {  } { { "db/mux_tib.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_tib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962128780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962128780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tib NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|mux_tib:mux4 " "Elaborating entity \"mux_tib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|mux_tib:mux4\"" {  } { { "db/altsyncram_he82.tdf" "mux4" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_2jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962128875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962128875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|mux_2jb:mux5 " "Elaborating entity \"mux_2jb\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_he82:auto_generated\|mux_2jb:mux5\"" {  } { { "db/altsyncram_he82.tdf" "mux5" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_he82.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0 NIOS_UART:u0\|NIOS_UART_uart_0:uart_0 " "Elaborating entity \"NIOS_UART_uart_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "uart_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_tx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx " "Elaborating entity \"NIOS_UART_uart_0_tx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_tx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx " "Elaborating entity \"NIOS_UART_uart_0_rx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx_stimulus_source NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source " "Elaborating entity \"NIOS_UART_uart_0_rx_stimulus_source\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx_stimulus_source" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_regs NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs " "Elaborating entity \"NIOS_UART_uart_0_regs\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_regs" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "mm_interconnect_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962128997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "on_chip_mem_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_001 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_001\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_001_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_001:router_001\|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_001:router_001\|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router_002" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_003 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_003\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router_003" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_003_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_003:router_003\|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_003:router_003\|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_demux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_demux_001 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_mux_001 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_demux_001 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_mux_001 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_irq_mapper NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_UART_irq_mapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "irq_mapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962129397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_iup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_iup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_iup " "Found entity 1: sld_ela_trigger_iup" {  } { { "db/sld_ela_trigger_iup.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_iup.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962130585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962130585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae " "Found entity 1: sld_reserved_SerDes_Sys_channel_rx_verification_1_cbae" {  } { { "db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_cbae.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962130699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962130699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oh84 " "Found entity 1: altsyncram_oh84" {  } { { "db/altsyncram_oh84.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_oh84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962131521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962131521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962131702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962131702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962131782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962131782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9i " "Found entity 1: cntr_f9i" {  } { { "db/cntr_f9i.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_f9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962131953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962131953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962132317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962132317 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "channel_rx_verification " "Analysis and Synthesis generated Signal Tap or debug node instance \"channel_rx_verification\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962132472 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707962132763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.14.20:55:35 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2024.02.14.20:55:35 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962135331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962137056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962137146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962139366 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707962140061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140404 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707962140448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962140448 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962141243 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1707962141243 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1707962141243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707962147483 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707962151288 "|SerDes_Sys|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707962151288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962151537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707962155329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962155640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707962155804 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707962155804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962156029 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "channel_rx_verification 127 " "Successfully connected in-system debug instance \"channel_rx_verification\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1707962158991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707962159160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707962159160 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1707962159421 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1707962159421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707962159702 "|SerDes_Sys|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707962159702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5810 " "Implemented 5810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707962159715 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707962159715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5040 " "Implemented 5040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707962159715 ""} { "Info" "ICUT_CUT_TM_RAMS" "719 " "Implemented 719 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707962159715 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707962159715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707962159715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707962159785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 20:55:59 2024 " "Processing ended: Wed Feb 14 20:55:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707962159785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707962159785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707962159785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707962159785 ""}
