# STM-Graduation-Project-2024

Final Version of the SoC, containing the following peripherals:
- I-SRAM
- D-SRAM
- DMA (Optional)
- GPIO (With Alternate Functions)
- APB Subsystem:
    - AHB2APB Bridge
    - UART
    - SPI (Optional)
    - Watchdog Timer
    - Timer
    - Dualtimer (Optional)

This version targets the Zynq Ultrascale Ultra96-V2 FPGA, all inout signals were removed to allow use of the Vivado IP Integrator with the Zynq MPSoC.
