
NCP_Loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017cc  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001a20  08001a20  00002a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a30  08001a30  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a30  08001a30  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a30  08001a30  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a30  08001a30  00002a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a34  08001a34  00002a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a38  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001a44  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001a44  00003030  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2a8  00000000  00000000  00003042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7c  00000000  00000000  0000d2ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00002254  00000000  00000000  0000ed66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000770  00000000  00000000  00010fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000725  00000000  00000000  00011730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000323d7  00000000  00000000  00011e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009fd3  00000000  00000000  0004422c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013c35d  00000000  00000000  0004e1ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018a55c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000fec  00000000  00000000  0018a5a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000c2  00000000  00000000  0018b58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	2000000c 	.word	0x2000000c
 8000270:	00000000 	.word	0x00000000
 8000274:	08001a08 	.word	0x08001a08

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	20000010 	.word	0x20000010
 8000290:	08001a08 	.word	0x08001a08

08000294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000294:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000296:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800029a:	f1c0 0c07 	rsb	ip, r0, #7
 800029e:	f1bc 0f04 	cmp.w	ip, #4
 80002a2:	bf28      	it	cs
 80002a4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002a8:	1d03      	adds	r3, r0, #4
 80002aa:	2b06      	cmp	r3, #6
 80002ac:	d90f      	bls.n	80002ce <NVIC_EncodePriority+0x3a>
 80002ae:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002b0:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80002b4:	fa0e f00c 	lsl.w	r0, lr, ip
 80002b8:	ea21 0100 	bic.w	r1, r1, r0
 80002bc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002be:	fa0e fe03 	lsl.w	lr, lr, r3
 80002c2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80002c6:	ea41 0002 	orr.w	r0, r1, r2
 80002ca:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ce:	2300      	movs	r3, #0
 80002d0:	e7ee      	b.n	80002b0 <NVIC_EncodePriority+0x1c>
	...

080002d4 <uart_pass_through>:
  pushbutton = 1;
}

static void uart_pass_through(void)
{
  pushbutton = 0;
 80002d4:	4b11      	ldr	r3, [pc, #68]	@ (800031c <uart_pass_through+0x48>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	e00b      	b.n	80002f4 <uart_pass_through+0x20>
    {
      STLINK_TX_GPIO_Port->BSRR = (uint32_t)STLINK_TX_Pin; /* set */
    }
    else
    {
      STLINK_TX_GPIO_Port->BSRR = (uint32_t)(STLINK_TX_Pin << 16); /* reset */
 80002dc:	4b10      	ldr	r3, [pc, #64]	@ (8000320 <uart_pass_through+0x4c>)
 80002de:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80002e2:	619a      	str	r2, [r3, #24]
 80002e4:	e00e      	b.n	8000304 <uart_pass_through+0x30>
    }
    /* STLINK_RX => USART_TX */
    if ((STLINK_RX_GPIO_Port->IDR) & ((uint32_t)STLINK_RX_Pin))
    {
      UART_TX_GPIO_Port->BSRR = (uint32_t)UART_TX_Pin; /* set */
 80002e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000324 <uart_pass_through+0x50>)
 80002e8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002ec:	619a      	str	r2, [r3, #24]
    }
    else
    {
      UART_TX_GPIO_Port->BSRR = (uint32_t)(UART_TX_Pin << 16); /* reset */
    }
    if (pushbutton)
 80002ee:	4b0b      	ldr	r3, [pc, #44]	@ (800031c <uart_pass_through+0x48>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	b98b      	cbnz	r3, 8000318 <uart_pass_through+0x44>
    if ((UART_RX_GPIO_Port->IDR) & ((uint32_t)UART_RX_Pin))
 80002f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <uart_pass_through+0x50>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80002fc:	d0ee      	beq.n	80002dc <uart_pass_through+0x8>
      STLINK_TX_GPIO_Port->BSRR = (uint32_t)STLINK_TX_Pin; /* set */
 80002fe:	4b08      	ldr	r3, [pc, #32]	@ (8000320 <uart_pass_through+0x4c>)
 8000300:	2204      	movs	r2, #4
 8000302:	619a      	str	r2, [r3, #24]
    if ((STLINK_RX_GPIO_Port->IDR) & ((uint32_t)STLINK_RX_Pin))
 8000304:	4b06      	ldr	r3, [pc, #24]	@ (8000320 <uart_pass_through+0x4c>)
 8000306:	691b      	ldr	r3, [r3, #16]
 8000308:	f013 0f08 	tst.w	r3, #8
 800030c:	d1eb      	bne.n	80002e6 <uart_pass_through+0x12>
      UART_TX_GPIO_Port->BSRR = (uint32_t)(UART_TX_Pin << 16); /* reset */
 800030e:	4b05      	ldr	r3, [pc, #20]	@ (8000324 <uart_pass_through+0x50>)
 8000310:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000314:	619a      	str	r2, [r3, #24]
 8000316:	e7ea      	b.n	80002ee <uart_pass_through+0x1a>
    {
      break;
    }
  }
}
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	20000028 	.word	0x20000028
 8000320:	42020000 	.word	0x42020000
 8000324:	42020400 	.word	0x42020400

08000328 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000328:	b410      	push	{r4}
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 800032a:	6804      	ldr	r4, [r0, #0]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800032c:	fa91 f3a1 	rbit	r3, r1
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000330:	b1a3      	cbz	r3, 800035c <LL_GPIO_SetPinMode+0x34>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8000332:	fab3 f383 	clz	r3, r3
 8000336:	005b      	lsls	r3, r3, #1
 8000338:	f04f 0c03 	mov.w	ip, #3
 800033c:	fa0c f303 	lsl.w	r3, ip, r3
 8000340:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000344:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8000348:	b151      	cbz	r1, 8000360 <LL_GPIO_SetPinMode+0x38>
  return __builtin_clz(value);
 800034a:	fab1 f181 	clz	r1, r1
 800034e:	0049      	lsls	r1, r1, #1
 8000350:	408a      	lsls	r2, r1
 8000352:	4313      	orrs	r3, r2
 8000354:	6003      	str	r3, [r0, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 8000356:	f85d 4b04 	ldr.w	r4, [sp], #4
 800035a:	4770      	bx	lr
    return 32U;
 800035c:	2320      	movs	r3, #32
 800035e:	e7ea      	b.n	8000336 <LL_GPIO_SetPinMode+0xe>
 8000360:	2120      	movs	r1, #32
 8000362:	e7f4      	b.n	800034e <LL_GPIO_SetPinMode+0x26>

08000364 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000364:	b410      	push	{r4}
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8000366:	68c4      	ldr	r4, [r0, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000368:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 800036c:	b1a3      	cbz	r3, 8000398 <LL_GPIO_SetPinPull+0x34>
  return __builtin_clz(value);
 800036e:	fab3 f383 	clz	r3, r3
 8000372:	005b      	lsls	r3, r3, #1
 8000374:	f04f 0c03 	mov.w	ip, #3
 8000378:	fa0c f303 	lsl.w	r3, ip, r3
 800037c:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000380:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8000384:	b151      	cbz	r1, 800039c <LL_GPIO_SetPinPull+0x38>
  return __builtin_clz(value);
 8000386:	fab1 f181 	clz	r1, r1
 800038a:	0049      	lsls	r1, r1, #1
 800038c:	408a      	lsls	r2, r1
 800038e:	4313      	orrs	r3, r2
 8000390:	60c3      	str	r3, [r0, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 8000392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000396:	4770      	bx	lr
    return 32U;
 8000398:	2320      	movs	r3, #32
 800039a:	e7ea      	b.n	8000372 <LL_GPIO_SetPinPull+0xe>
 800039c:	2120      	movs	r1, #32
 800039e:	e7f4      	b.n	800038a <LL_GPIO_SetPinPull+0x26>

080003a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003a4:	b08d      	sub	sp, #52	@ 0x34
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80003a6:	2400      	movs	r4, #0
 80003a8:	9409      	str	r4, [sp, #36]	@ 0x24
 80003aa:	940a      	str	r4, [sp, #40]	@ 0x28
 80003ac:	940b      	str	r4, [sp, #44]	@ 0x2c
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ae:	9403      	str	r4, [sp, #12]
 80003b0:	9404      	str	r4, [sp, #16]
 80003b2:	9405      	str	r4, [sp, #20]
 80003b4:	9406      	str	r4, [sp, #24]
 80003b6:	9407      	str	r4, [sp, #28]
 80003b8:	9408      	str	r4, [sp, #32]
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80003ba:	4b62      	ldr	r3, [pc, #392]	@ (8000544 <MX_GPIO_Init+0x1a4>)
 80003bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80003c0:	f042 0204 	orr.w	r2, r2, #4
 80003c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80003cc:	f002 0204 	and.w	r2, r2, #4
 80003d0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80003d2:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80003d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80003d8:	f042 0202 	orr.w	r2, r2, #2
 80003dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80003e4:	f002 0202 	and.w	r2, r2, #2
 80003e8:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80003ea:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80003ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80003f0:	f042 0201 	orr.w	r2, r2, #1
 80003f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003fc:	f003 0301 	and.w	r3, r3, #1
 8000400:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000402:	9b00      	ldr	r3, [sp, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000404:	4e50      	ldr	r6, [pc, #320]	@ (8000548 <MX_GPIO_Init+0x1a8>)
 8000406:	f04f 0820 	mov.w	r8, #32
 800040a:	f8c6 8028 	str.w	r8, [r6, #40]	@ 0x28
 800040e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000412:	62b3      	str	r3, [r6, #40]	@ 0x28
 8000414:	4f4d      	ldr	r7, [pc, #308]	@ (800054c <MX_GPIO_Init+0x1ac>)
 8000416:	f8c7 8028 	str.w	r8, [r7, #40]	@ 0x28
 800041a:	2304      	movs	r3, #4
 800041c:	62b3      	str	r3, [r6, #40]	@ 0x28
 800041e:	f8df a144 	ldr.w	sl, [pc, #324]	@ 8000564 <MX_GPIO_Init+0x1c4>
 8000422:	2310      	movs	r3, #16
 8000424:	f8ca 3028 	str.w	r3, [sl, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000428:	f44f 4b80 	mov.w	fp, #16384	@ 0x4000
 800042c:	f8c7 b018 	str.w	fp, [r7, #24]
  *         @arg @ref LL_EXTI_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(EXTI->EXTICR[Line & 0x03U], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), \
 8000430:	4a47      	ldr	r2, [pc, #284]	@ (8000550 <MX_GPIO_Init+0x1b0>)
 8000432:	6ed3      	ldr	r3, [r2, #108]	@ 0x6c
 8000434:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000438:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800043c:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /**/
  LL_EXTI_SetEXTISource(LL_EXTI_EXTI_PORTC, LL_EXTI_EXTI_LINE13);

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800043e:	f44f 5900 	mov.w	r9, #8192	@ 0x2000
 8000442:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
  EXTI_InitStruct.LineCommand = ENABLE;
 8000446:	2501      	movs	r5, #1
 8000448:	f88d 502c 	strb.w	r5, [sp, #44]	@ 0x2c
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800044c:	f88d 502e 	strb.w	r5, [sp, #46]	@ 0x2e
  LL_EXTI_Init(&EXTI_InitStruct);
 8000450:	a809      	add	r0, sp, #36	@ 0x24
 8000452:	f001 f8e1 	bl	8001618 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_PULL_NO);
 8000456:	4622      	mov	r2, r4
 8000458:	4649      	mov	r1, r9
 800045a:	483e      	ldr	r0, [pc, #248]	@ (8000554 <MX_GPIO_Init+0x1b4>)
 800045c:	f7ff ff82 	bl	8000364 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin, LL_GPIO_MODE_INPUT);
 8000460:	4622      	mov	r2, r4
 8000462:	4649      	mov	r1, r9
 8000464:	483b      	ldr	r0, [pc, #236]	@ (8000554 <MX_GPIO_Init+0x1b4>)
 8000466:	f7ff ff5f 	bl	8000328 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800046a:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800046e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000470:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000472:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000474:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000476:	a903      	add	r1, sp, #12
 8000478:	4630      	mov	r0, r6
 800047a:	f001 fa4e 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BOOT_Pin;
 800047e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000482:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000484:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000486:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000488:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800048a:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(BOOT_GPIO_Port, &GPIO_InitStruct);
 800048c:	a903      	add	r1, sp, #12
 800048e:	4630      	mov	r0, r6
 8000490:	f001 fa43 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CHIP_EN_Pin;
 8000494:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000498:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800049a:	f04f 0802 	mov.w	r8, #2
 800049e:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004a2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004a4:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(CHIP_EN_GPIO_Port, &GPIO_InitStruct);
 80004a6:	a903      	add	r1, sp, #12
 80004a8:	4638      	mov	r0, r7
 80004aa:	f001 fa36 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = STLINK_TX_Pin;
 80004ae:	2304      	movs	r3, #4
 80004b0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004b2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80004b4:	2303      	movs	r3, #3
 80004b6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004b8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004ba:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(STLINK_TX_GPIO_Port, &GPIO_InitStruct);
 80004bc:	a903      	add	r1, sp, #12
 80004be:	4630      	mov	r0, r6
 80004c0:	f001 fa2b 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = STLINK_RX_Pin;
 80004c4:	2308      	movs	r3, #8
 80004c6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80004c8:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004ca:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(STLINK_RX_GPIO_Port, &GPIO_InitStruct);
 80004cc:	a903      	add	r1, sp, #12
 80004ce:	4630      	mov	r0, r6
 80004d0:	f001 fa23 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80004d4:	2310      	movs	r3, #16
 80004d6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004d8:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004da:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004dc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004de:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80004e0:	a903      	add	r1, sp, #12
 80004e2:	4650      	mov	r0, sl
 80004e4:	f001 fa19 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = UART_TX_Pin;
 80004e8:	f8cd b00c 	str.w	fp, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004ec:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80004ee:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004f2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004f4:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 80004f6:	a903      	add	r1, sp, #12
 80004f8:	4638      	mov	r0, r7
 80004fa:	f001 fa0e 	bl	800191a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = UART_RX_Pin;
 80004fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000502:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000504:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000506:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8000508:	a903      	add	r1, sp, #12
 800050a:	4638      	mov	r0, r7
 800050c:	f001 fa05 	bl	800191a <LL_GPIO_Init>
  *         @arg @ref LL_SBS_FASTMODEPLUS_PB9
  * @retval None
  */
__STATIC_INLINE void LL_SBS_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
  SET_BIT(SBS->PMCR, ConfigFastModePlus);
 8000510:	4a11      	ldr	r2, [pc, #68]	@ (8000558 <MX_GPIO_Init+0x1b8>)
 8000512:	f8d2 3100 	ldr.w	r3, [r2, #256]	@ 0x100
 8000516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800051a:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800051e:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <MX_GPIO_Init+0x1bc>)
 8000520:	68d8      	ldr	r0, [r3, #12]

  /**/
  LL_SBS_EnableFastModePlus(LL_SBS_FASTMODEPLUS_PB6);

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000522:	4622      	mov	r2, r4
 8000524:	4621      	mov	r1, r4
 8000526:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800052a:	f7ff feb3 	bl	8000294 <NVIC_EncodePriority>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800052e:	0100      	lsls	r0, r0, #4
 8000530:	b2c0      	uxtb	r0, r0
 8000532:	4b0b      	ldr	r3, [pc, #44]	@ (8000560 <MX_GPIO_Init+0x1c0>)
 8000534:	f883 0318 	strb.w	r0, [r3, #792]	@ 0x318
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000538:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800053c:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(EXTI13_IRQn);

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800053e:	b00d      	add	sp, #52	@ 0x34
 8000540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000544:	44020c00 	.word	0x44020c00
 8000548:	42020000 	.word	0x42020000
 800054c:	42020400 	.word	0x42020400
 8000550:	44022000 	.word	0x44022000
 8000554:	42020800 	.word	0x42020800
 8000558:	44000400 	.word	0x44000400
 800055c:	e000ed00 	.word	0xe000ed00
 8000560:	e000e100 	.word	0xe000e100
 8000564:	42021800 	.word	0x42021800

08000568 <uart_bypass>:
{
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	4604      	mov	r4, r0
  WRITE_REG(GPIOx->BRR, PinMask);
 800056c:	4b20      	ldr	r3, [pc, #128]	@ (80005f0 <uart_bypass+0x88>)
 800056e:	2210      	movs	r2, #16
 8000570:	629a      	str	r2, [r3, #40]	@ 0x28
 8000572:	f5a3 53c0 	sub.w	r3, r3, #6144	@ 0x1800
 8000576:	2220      	movs	r2, #32
 8000578:	629a      	str	r2, [r3, #40]	@ 0x28
  for (int32_t i = 0 ; i < 3; i++)
 800057a:	2500      	movs	r5, #0
 800057c:	e00a      	b.n	8000594 <uart_bypass+0x2c>
 800057e:	4b1d      	ldr	r3, [pc, #116]	@ (80005f4 <uart_bypass+0x8c>)
 8000580:	2220      	movs	r2, #32
 8000582:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000584:	e00d      	b.n	80005a2 <uart_bypass+0x3a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000586:	4b1b      	ldr	r3, [pc, #108]	@ (80005f4 <uart_bypass+0x8c>)
 8000588:	2220      	movs	r2, #32
 800058a:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 800058c:	2064      	movs	r0, #100	@ 0x64
 800058e:	f000 f9cd 	bl	800092c <HAL_Delay>
  for (int32_t i = 0 ; i < 3; i++)
 8000592:	3501      	adds	r5, #1
 8000594:	2d02      	cmp	r5, #2
 8000596:	dc0d      	bgt.n	80005b4 <uart_bypass+0x4c>
    if (flash)
 8000598:	2c00      	cmp	r4, #0
 800059a:	d0f0      	beq.n	800057e <uart_bypass+0x16>
  WRITE_REG(GPIOx->BRR, PinMask);
 800059c:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <uart_bypass+0x88>)
 800059e:	2210      	movs	r2, #16
 80005a0:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_Delay(100);
 80005a2:	2064      	movs	r0, #100	@ 0x64
 80005a4:	f000 f9c2 	bl	800092c <HAL_Delay>
    if (flash)
 80005a8:	2c00      	cmp	r4, #0
 80005aa:	d0ec      	beq.n	8000586 <uart_bypass+0x1e>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80005ac:	4b10      	ldr	r3, [pc, #64]	@ (80005f0 <uart_bypass+0x88>)
 80005ae:	2210      	movs	r2, #16
 80005b0:	619a      	str	r2, [r3, #24]
}
 80005b2:	e7eb      	b.n	800058c <uart_bypass+0x24>
  if (flash)
 80005b4:	b174      	cbz	r4, 80005d4 <uart_bypass+0x6c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80005b6:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <uart_bypass+0x8c>)
 80005b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005bc:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80005be:	4d0e      	ldr	r5, [pc, #56]	@ (80005f8 <uart_bypass+0x90>)
 80005c0:	2620      	movs	r6, #32
 80005c2:	62ae      	str	r6, [r5, #40]	@ 0x28
  HAL_Delay(100);
 80005c4:	2064      	movs	r0, #100	@ 0x64
 80005c6:	f000 f9b1 	bl	800092c <HAL_Delay>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80005ca:	61ae      	str	r6, [r5, #24]
  if (flash)
 80005cc:	b93c      	cbnz	r4, 80005de <uart_bypass+0x76>
  uart_pass_through();
 80005ce:	f7ff fe81 	bl	80002d4 <uart_pass_through>
}
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(GPIOx->BRR, PinMask);
 80005d4:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <uart_bypass+0x8c>)
 80005d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80005dc:	e7ef      	b.n	80005be <uart_bypass+0x56>
    HAL_Delay(100);
 80005de:	2064      	movs	r0, #100	@ 0x64
 80005e0:	f000 f9a4 	bl	800092c <HAL_Delay>
  WRITE_REG(GPIOx->BRR, PinMask);
 80005e4:	4b03      	ldr	r3, [pc, #12]	@ (80005f4 <uart_bypass+0x8c>)
 80005e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80005ec:	e7ef      	b.n	80005ce <uart_bypass+0x66>
 80005ee:	bf00      	nop
 80005f0:	42021800 	.word	0x42021800
 80005f4:	42020000 	.word	0x42020000
 80005f8:	42020400 	.word	0x42020400

080005fc <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005fc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005fe:	e7fe      	b.n	80005fe <Error_Handler+0x2>

08000600 <MX_ICACHE_Init>:
{
 8000600:	b508      	push	{r3, lr}
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000602:	f000 fa63 	bl	8000acc <HAL_ICACHE_Enable>
 8000606:	b900      	cbnz	r0, 800060a <MX_ICACHE_Init+0xa>
}
 8000608:	bd08      	pop	{r3, pc}
    Error_Handler();
 800060a:	f7ff fff7 	bl	80005fc <Error_Handler>
	...

08000610 <SystemClock_Config>:
{
 8000610:	b500      	push	{lr}
 8000612:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000614:	2250      	movs	r2, #80	@ 0x50
 8000616:	2100      	movs	r1, #0
 8000618:	a808      	add	r0, sp, #32
 800061a:	f001 f9c8 	bl	80019ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061e:	2300      	movs	r3, #0
 8000620:	9302      	str	r3, [sp, #8]
 8000622:	9303      	str	r3, [sp, #12]
 8000624:	9304      	str	r3, [sp, #16]
 8000626:	9305      	str	r3, [sp, #20]
 8000628:	9306      	str	r3, [sp, #24]
 800062a:	9307      	str	r3, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800062c:	4b22      	ldr	r3, [pc, #136]	@ (80006b8 <SystemClock_Config+0xa8>)
 800062e:	691a      	ldr	r2, [r3, #16]
 8000630:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8000634:	611a      	str	r2, [r3, #16]
 8000636:	691b      	ldr	r3, [r3, #16]
 8000638:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000640:	4b1d      	ldr	r3, [pc, #116]	@ (80006b8 <SystemClock_Config+0xa8>)
 8000642:	695b      	ldr	r3, [r3, #20]
 8000644:	f013 0f08 	tst.w	r3, #8
 8000648:	d0fa      	beq.n	8000640 <SystemClock_Config+0x30>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800064a:	2302      	movs	r3, #2
 800064c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064e:	2101      	movs	r1, #1
 8000650:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000652:	2200      	movs	r2, #0
 8000654:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000656:	2040      	movs	r0, #64	@ 0x40
 8000658:	900d      	str	r0, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065a:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 800065c:	9113      	str	r1, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800065e:	2104      	movs	r1, #4
 8000660:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 8000662:	211f      	movs	r1, #31
 8000664:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000666:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000668:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800066a:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 800066c:	230c      	movs	r3, #12
 800066e:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000670:	921a      	str	r2, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 8000672:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000676:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	a808      	add	r0, sp, #32
 800067a:	f000 fc87 	bl	8000f8c <HAL_RCC_OscConfig>
 800067e:	b9b8      	cbnz	r0, 80006b0 <SystemClock_Config+0xa0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	231f      	movs	r3, #31
 8000682:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000684:	2303      	movs	r3, #3
 8000686:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000690:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000692:	2105      	movs	r1, #5
 8000694:	a802      	add	r0, sp, #8
 8000696:	f000 fb17 	bl	8000cc8 <HAL_RCC_ClockConfig>
 800069a:	b958      	cbnz	r0, 80006b4 <SystemClock_Config+0xa4>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 800069c:	4a07      	ldr	r2, [pc, #28]	@ (80006bc <SystemClock_Config+0xac>)
 800069e:	6813      	ldr	r3, [r2, #0]
 80006a0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006a4:	f043 0320 	orr.w	r3, r3, #32
 80006a8:	6013      	str	r3, [r2, #0]
}
 80006aa:	b01d      	add	sp, #116	@ 0x74
 80006ac:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006b0:	f7ff ffa4 	bl	80005fc <Error_Handler>
    Error_Handler();
 80006b4:	f7ff ffa2 	bl	80005fc <Error_Handler>
 80006b8:	44020800 	.word	0x44020800
 80006bc:	40022000 	.word	0x40022000

080006c0 <main>:
{
 80006c0:	b508      	push	{r3, lr}
  HAL_Init();
 80006c2:	f000 f8fd 	bl	80008c0 <HAL_Init>
  SystemClock_Config();
 80006c6:	f7ff ffa3 	bl	8000610 <SystemClock_Config>
  MX_GPIO_Init();
 80006ca:	f7ff fe69 	bl	80003a0 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80006ce:	f7ff ff97 	bl	8000600 <MX_ICACHE_Init>
    uart_bypass(ncp_flash_mode);
 80006d2:	2001      	movs	r0, #1
 80006d4:	f7ff ff48 	bl	8000568 <uart_bypass>
    uart_bypass(1 - ncp_flash_mode);
 80006d8:	2000      	movs	r0, #0
 80006da:	f7ff ff45 	bl	8000568 <uart_bypass>
  while (1)
 80006de:	e7f8      	b.n	80006d2 <main+0x12>

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b508      	push	{r3, lr}
  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  /* Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral */
  HAL_PWREx_DisableUCPDDeadBattery();
 80006e2:	f000 f9fd 	bl	8000ae0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e8:	e7fe      	b.n	80006e8 <NMI_Handler>

080006ea <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler>

080006ec <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ec:	e7fe      	b.n	80006ec <MemManage_Handler>

080006ee <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ee:	e7fe      	b.n	80006ee <BusFault_Handler>

080006f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler>

080006f2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f2:	4770      	bx	lr

080006f4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006f4:	4770      	bx	lr

080006f6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f6:	4770      	bx	lr

080006f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006fa:	f000 f905 	bl	8000908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006fe:	bd08      	pop	{r3, pc}

08000700 <EXTI13_IRQHandler>:
  return ((READ_BIT(EXTI->RPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <EXTI13_IRQHandler+0x18>)
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000708:	d100      	bne.n	800070c <EXTI13_IRQHandler+0xc>
    /* USER CODE END LL_EXTI_LINE_13_RISING */
  }
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 800070a:	4770      	bx	lr
  WRITE_REG(EXTI->RPR1, ExtiLine);
 800070c:	4b02      	ldr	r3, [pc, #8]	@ (8000718 <EXTI13_IRQHandler+0x18>)
 800070e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	e7f9      	b.n	800070a <EXTI13_IRQHandler+0xa>
 8000716:	bf00      	nop
 8000718:	44022000 	.word	0x44022000

0800071c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800071c:	480d      	ldr	r0, [pc, #52]	@ (8000754 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800071e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000720:	f000 f826 	bl	8000770 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000724:	480c      	ldr	r0, [pc, #48]	@ (8000758 <LoopForever+0x6>)
  ldr r1, =_edata
 8000726:	490d      	ldr	r1, [pc, #52]	@ (800075c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000728:	4a0d      	ldr	r2, [pc, #52]	@ (8000760 <LoopForever+0xe>)
  movs r3, #0
 800072a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800072c:	e002      	b.n	8000734 <LoopCopyDataInit>

0800072e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800072e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000732:	3304      	adds	r3, #4

08000734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000738:	d3f9      	bcc.n	800072e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073a:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <LoopForever+0x12>)
  ldr r4, =_ebss
 800073c:	4c0a      	ldr	r4, [pc, #40]	@ (8000768 <LoopForever+0x16>)
  movs r3, #0
 800073e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000740:	e001      	b.n	8000746 <LoopFillZerobss>

08000742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000744:	3204      	adds	r2, #4

08000746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000748:	d3fb      	bcc.n	8000742 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800074a:	f001 f939 	bl	80019c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074e:	f7ff ffb7 	bl	80006c0 <main>

08000752 <LoopForever>:

LoopForever:
    b LoopForever
 8000752:	e7fe      	b.n	8000752 <LoopForever>
  ldr   r0, =_estack
 8000754:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800075c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000760:	08001a38 	.word	0x08001a38
  ldr r2, =_sbss
 8000764:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000768:	20000030 	.word	0x20000030

0800076c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800076c:	e7fe      	b.n	800076c <ADC1_IRQHandler>
	...

08000770 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000770:	b410      	push	{r4}
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000772:	4922      	ldr	r1, [pc, #136]	@ (80007fc <SystemInit+0x8c>)
 8000774:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8000778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800077c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000780:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <SystemInit+0x90>)
 8000782:	2201      	movs	r2, #1
 8000784:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800078a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800078c:	681c      	ldr	r4, [r3, #0]
 800078e:	481d      	ldr	r0, [pc, #116]	@ (8000804 <SystemInit+0x94>)
 8000790:	4020      	ands	r0, r4
 8000792:	6018      	str	r0, [r3, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000794:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000796:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000798:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800079a:	481b      	ldr	r0, [pc, #108]	@ (8000808 <SystemInit+0x98>)
 800079c:	6358      	str	r0, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800079e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80007a0:	63d8      	str	r0, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80007a2:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80007a4:	6458      	str	r0, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80007a6:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80007a8:	6818      	ldr	r0, [r3, #0]
 80007aa:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80007ae:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80007b0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80007b6:	608b      	str	r3, [r1, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80007b8:	4b14      	ldr	r3, [pc, #80]	@ (800080c <SystemInit+0x9c>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80007c0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80007c4:	d002      	beq.n	80007cc <SystemInit+0x5c>
 80007c6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80007ca:	d113      	bne.n	80007f4 <SystemInit+0x84>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <SystemInit+0x9c>)
 80007ce:	69db      	ldr	r3, [r3, #28]
 80007d0:	f013 0f01 	tst.w	r3, #1
 80007d4:	d005      	beq.n	80007e2 <SystemInit+0x72>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80007d6:	4b0d      	ldr	r3, [pc, #52]	@ (800080c <SystemInit+0x9c>)
 80007d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000810 <SystemInit+0xa0>)
 80007da:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80007dc:	f102 3244 	add.w	r2, r2, #1145324612	@ 0x44444444
 80007e0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80007e2:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <SystemInit+0x9c>)
 80007e4:	69da      	ldr	r2, [r3, #28]
 80007e6:	f042 0202 	orr.w	r2, r2, #2
 80007ea:	61da      	str	r2, [r3, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80007ec:	69da      	ldr	r2, [r3, #28]
 80007ee:	f042 0201 	orr.w	r2, r2, #1
 80007f2:	61da      	str	r2, [r3, #28]
  }
}
 80007f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	e000ed00 	.word	0xe000ed00
 8000800:	44020c00 	.word	0x44020c00
 8000804:	eae2eae3 	.word	0xeae2eae3
 8000808:	01010280 	.word	0x01010280
 800080c:	40022000 	.word	0x40022000
 8000810:	08192a3b 	.word	0x08192a3b

08000814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000814:	b538      	push	{r3, r4, r5, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000816:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <HAL_InitTick+0xa0>)
 8000818:	781a      	ldrb	r2, [r3, #0]
 800081a:	2a00      	cmp	r2, #0
 800081c:	d047      	beq.n	80008ae <HAL_InitTick+0x9a>
 800081e:	4605      	mov	r5, r0
  {
    return HAL_ERROR;
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000820:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000824:	691c      	ldr	r4, [r3, #16]
 8000826:	f014 0404 	ands.w	r4, r4, #4
 800082a:	d00d      	beq.n	8000848 <HAL_InitTick+0x34>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800082c:	4b22      	ldr	r3, [pc, #136]	@ (80008b8 <HAL_InitTick+0xa4>)
 800082e:	681c      	ldr	r4, [r3, #0]
 8000830:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000834:	fbb1 f2f2 	udiv	r2, r1, r2
 8000838:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800083c:	4620      	mov	r0, r4
 800083e:	f000 f8df 	bl	8000a00 <HAL_SYSTICK_Config>
 8000842:	b350      	cbz	r0, 800089a <HAL_InitTick+0x86>
  {
    return HAL_ERROR;
 8000844:	2001      	movs	r0, #1
 8000846:	e033      	b.n	80008b0 <HAL_InitTick+0x9c>
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000848:	f000 f928 	bl	8000a9c <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 800084c:	2801      	cmp	r0, #1
 800084e:	d00e      	beq.n	800086e <HAL_InitTick+0x5a>
 8000850:	2802      	cmp	r0, #2
 8000852:	d017      	beq.n	8000884 <HAL_InitTick+0x70>
 8000854:	2800      	cmp	r0, #0
 8000856:	d1f1      	bne.n	800083c <HAL_InitTick+0x28>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000858:	4b17      	ldr	r3, [pc, #92]	@ (80008b8 <HAL_InitTick+0xa4>)
 800085a:	681c      	ldr	r4, [r3, #0]
 800085c:	4a15      	ldr	r2, [pc, #84]	@ (80008b4 <HAL_InitTick+0xa0>)
 800085e:	7811      	ldrb	r1, [r2, #0]
 8000860:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000864:	fbb2 f2f1 	udiv	r2, r2, r1
 8000868:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
 800086c:	e7e6      	b.n	800083c <HAL_InitTick+0x28>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_InitTick+0xa0>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000876:	fbb2 f2f3 	udiv	r2, r2, r3
 800087a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800087e:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000882:	e7db      	b.n	800083c <HAL_InitTick+0x28>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000884:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <HAL_InitTick+0xa0>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800088c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000890:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000894:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000898:	e7d0      	b.n	800083c <HAL_InitTick+0x28>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800089a:	2200      	movs	r2, #0
 800089c:	4629      	mov	r1, r5
 800089e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008a2:	f000 f89d 	bl	80009e0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <HAL_InitTick+0xa8>)
 80008a8:	601d      	str	r5, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80008aa:	2000      	movs	r0, #0
 80008ac:	e000      	b.n	80008b0 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80008ae:	2001      	movs	r0, #1
}
 80008b0:	bd38      	pop	{r3, r4, r5, pc}
 80008b2:	bf00      	nop
 80008b4:	20000004 	.word	0x20000004
 80008b8:	20000000 	.word	0x20000000
 80008bc:	20000008 	.word	0x20000008

080008c0 <HAL_Init>:
{
 80008c0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008c2:	2003      	movs	r0, #3
 80008c4:	f000 f87a 	bl	80009bc <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80008c8:	f000 f912 	bl	8000af0 <HAL_RCC_GetSysClockFreq>
 80008cc:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <HAL_Init+0x3c>)
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	f003 030f 	and.w	r3, r3, #15
 80008d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000900 <HAL_Init+0x40>)
 80008d6:	5cd3      	ldrb	r3, [r2, r3]
 80008d8:	40d8      	lsrs	r0, r3
 80008da:	4b0a      	ldr	r3, [pc, #40]	@ (8000904 <HAL_Init+0x44>)
 80008dc:	6018      	str	r0, [r3, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80008de:	2004      	movs	r0, #4
 80008e0:	f000 f89e 	bl	8000a20 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008e4:	200f      	movs	r0, #15
 80008e6:	f7ff ff95 	bl	8000814 <HAL_InitTick>
 80008ea:	b110      	cbz	r0, 80008f2 <HAL_Init+0x32>
    return HAL_ERROR;
 80008ec:	2401      	movs	r4, #1
}
 80008ee:	4620      	mov	r0, r4
 80008f0:	bd10      	pop	{r4, pc}
 80008f2:	4604      	mov	r4, r0
  HAL_MspInit();
 80008f4:	f7ff fef4 	bl	80006e0 <HAL_MspInit>
  return HAL_OK;
 80008f8:	e7f9      	b.n	80008ee <HAL_Init+0x2e>
 80008fa:	bf00      	nop
 80008fc:	44020c00 	.word	0x44020c00
 8000900:	08001a20 	.word	0x08001a20
 8000904:	20000000 	.word	0x20000000

08000908 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000908:	4b03      	ldr	r3, [pc, #12]	@ (8000918 <HAL_IncTick+0x10>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	4a03      	ldr	r2, [pc, #12]	@ (800091c <HAL_IncTick+0x14>)
 800090e:	6811      	ldr	r1, [r2, #0]
 8000910:	440b      	add	r3, r1
 8000912:	6013      	str	r3, [r2, #0]
}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	20000004 	.word	0x20000004
 800091c:	2000002c 	.word	0x2000002c

08000920 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000920:	4b01      	ldr	r3, [pc, #4]	@ (8000928 <HAL_GetTick+0x8>)
 8000922:	6818      	ldr	r0, [r3, #0]
}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	2000002c 	.word	0x2000002c

0800092c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800092c:	b538      	push	{r3, r4, r5, lr}
 800092e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000930:	f7ff fff6 	bl	8000920 <HAL_GetTick>
 8000934:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000936:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800093a:	d002      	beq.n	8000942 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800093c:	4b04      	ldr	r3, [pc, #16]	@ (8000950 <HAL_Delay+0x24>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000942:	f7ff ffed 	bl	8000920 <HAL_GetTick>
 8000946:	1b40      	subs	r0, r0, r5
 8000948:	42a0      	cmp	r0, r4
 800094a:	d3fa      	bcc.n	8000942 <HAL_Delay+0x16>
  {
  }
}
 800094c:	bd38      	pop	{r3, r4, r5, pc}
 800094e:	bf00      	nop
 8000950:	20000004 	.word	0x20000004

08000954 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8000954:	2800      	cmp	r0, #0
 8000956:	db08      	blt.n	800096a <__NVIC_SetPriority+0x16>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000958:	0109      	lsls	r1, r1, #4
 800095a:	b2c9      	uxtb	r1, r1
 800095c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000960:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000964:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000968:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096a:	f000 000f 	and.w	r0, r0, #15
 800096e:	0109      	lsls	r1, r1, #4
 8000970:	b2c9      	uxtb	r1, r1
 8000972:	4b01      	ldr	r3, [pc, #4]	@ (8000978 <__NVIC_SetPriority+0x24>)
 8000974:	5419      	strb	r1, [r3, r0]
}
 8000976:	4770      	bx	lr
 8000978:	e000ed14 	.word	0xe000ed14

0800097c <NVIC_EncodePriority>:
{
 800097c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800097e:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000982:	f1c0 0c07 	rsb	ip, r0, #7
 8000986:	f1bc 0f04 	cmp.w	ip, #4
 800098a:	bf28      	it	cs
 800098c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000990:	1d03      	adds	r3, r0, #4
 8000992:	2b06      	cmp	r3, #6
 8000994:	d90f      	bls.n	80009b6 <NVIC_EncodePriority+0x3a>
 8000996:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800099c:	fa0e f00c 	lsl.w	r0, lr, ip
 80009a0:	ea21 0100 	bic.w	r1, r1, r0
 80009a4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a6:	fa0e fe03 	lsl.w	lr, lr, r3
 80009aa:	ea22 020e 	bic.w	r2, r2, lr
}
 80009ae:	ea41 0002 	orr.w	r0, r1, r2
 80009b2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009b6:	2300      	movs	r3, #0
 80009b8:	e7ee      	b.n	8000998 <NVIC_EncodePriority+0x1c>
	...

080009bc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009bc:	4a07      	ldr	r2, [pc, #28]	@ (80009dc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80009be:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80009c4:	041b      	lsls	r3, r3, #16
 80009c6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009c8:	0200      	lsls	r0, r0, #8
 80009ca:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ce:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80009d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80009d8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80009da:	4770      	bx	lr
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e0:	b510      	push	{r4, lr}
 80009e2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <HAL_NVIC_SetPriority+0x1c>)
 80009e6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009e8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80009ec:	f7ff ffc6 	bl	800097c <NVIC_EncodePriority>
 80009f0:	4601      	mov	r1, r0
 80009f2:	4620      	mov	r0, r4
 80009f4:	f7ff ffae 	bl	8000954 <__NVIC_SetPriority>
}
 80009f8:	bd10      	pop	{r4, pc}
 80009fa:	bf00      	nop
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a00:	3801      	subs	r0, #1
 8000a02:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a06:	d209      	bcs.n	8000a1c <HAL_SYSTICK_Config+0x1c>
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000a08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000a0c:	6158      	str	r0, [r3, #20]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000a0e:	2000      	movs	r0, #0
 8000a10:	6198      	str	r0, [r3, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000a12:	691a      	ldr	r2, [r3, #16]
 8000a14:	f042 0203 	orr.w	r2, r2, #3
 8000a18:	611a      	str	r2, [r3, #16]

  /* Function successful */
  return (0UL);
 8000a1a:	4770      	bx	lr
    return (1UL);
 8000a1c:	2001      	movs	r0, #1
}
 8000a1e:	4770      	bx	lr

08000a20 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000a20:	2804      	cmp	r0, #4
 8000a22:	d838      	bhi.n	8000a96 <HAL_SYSTICK_CLKSourceConfig+0x76>
 8000a24:	e8df f000 	tbb	[pc, r0]
 8000a28:	3728180a 	.word	0x3728180a
 8000a2c:	03          	.byte	0x03
 8000a2d:	00          	.byte	0x00
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a2e:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000a32:	6913      	ldr	r3, [r2, #16]
 8000a34:	f043 0304 	orr.w	r3, r3, #4
 8000a38:	6113      	str	r3, [r2, #16]
      break;
 8000a3a:	4770      	bx	lr
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a3c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000a40:	6913      	ldr	r3, [r2, #16]
 8000a42:	f023 0304 	bic.w	r3, r3, #4
 8000a46:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000a48:	4a13      	ldr	r2, [pc, #76]	@ (8000a98 <HAL_SYSTICK_CLKSourceConfig+0x78>)
 8000a4a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000a4e:	f023 030c 	bic.w	r3, r3, #12
 8000a52:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000a56:	4770      	bx	lr
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a58:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000a5c:	6913      	ldr	r3, [r2, #16]
 8000a5e:	f023 0304 	bic.w	r3, r3, #4
 8000a62:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000a64:	4a0c      	ldr	r2, [pc, #48]	@ (8000a98 <HAL_SYSTICK_CLKSourceConfig+0x78>)
 8000a66:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000a6a:	f023 030c 	bic.w	r3, r3, #12
 8000a6e:	f043 0304 	orr.w	r3, r3, #4
 8000a72:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000a76:	4770      	bx	lr
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a78:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000a7c:	6913      	ldr	r3, [r2, #16]
 8000a7e:	f023 0304 	bic.w	r3, r3, #4
 8000a82:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_SYSTICK_CLKSourceConfig+0x78>)
 8000a86:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000a8a:	f023 030c 	bic.w	r3, r3, #12
 8000a8e:	f043 0308 	orr.w	r3, r3, #8
 8000a92:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8000a96:	4770      	bx	lr
 8000a98:	44020c00 	.word	0x44020c00

08000a9c <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000a9c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000aa0:	6918      	ldr	r0, [r3, #16]
 8000aa2:	f010 0004 	ands.w	r0, r0, #4
 8000aa6:	d10a      	bne.n	8000abe <HAL_SYSTICK_GetCLKSourceConfig+0x22>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000aa8:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <HAL_SYSTICK_GetCLKSourceConfig+0x2c>)
 8000aaa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000aae:	f003 030c 	and.w	r3, r3, #12

    switch (systick_rcc_source)
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	d005      	beq.n	8000ac2 <HAL_SYSTICK_GetCLKSourceConfig+0x26>
 8000ab6:	2b08      	cmp	r3, #8
 8000ab8:	d104      	bne.n	8000ac4 <HAL_SYSTICK_GetCLKSourceConfig+0x28>
      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
        break;

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000aba:	2002      	movs	r0, #2
 8000abc:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000abe:	2004      	movs	r0, #4
 8000ac0:	4770      	bx	lr
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000ac2:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	44020c00 	.word	0x44020c00

08000acc <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8000acc:	4a03      	ldr	r2, [pc, #12]	@ (8000adc <HAL_ICACHE_Enable+0x10>)
 8000ace:	6813      	ldr	r3, [r2, #0]
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40030400 	.word	0x40030400

08000ae0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8000ae0:	4a02      	ldr	r2, [pc, #8]	@ (8000aec <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8000ae2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8000aea:	4770      	bx	lr
 8000aec:	44020800 	.word	0x44020800

08000af0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8000af0:	4b6d      	ldr	r3, [pc, #436]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000af2:	69db      	ldr	r3, [r3, #28]
 8000af4:	f003 0318 	and.w	r3, r3, #24
 8000af8:	2b08      	cmp	r3, #8
 8000afa:	f000 80ce 	beq.w	8000c9a <HAL_RCC_GetSysClockFreq+0x1aa>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000afe:	4b6a      	ldr	r3, [pc, #424]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	f013 0f18 	tst.w	r3, #24
 8000b06:	d10c      	bne.n	8000b22 <HAL_RCC_GetSysClockFreq+0x32>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8000b08:	4b67      	ldr	r3, [pc, #412]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f013 0f20 	tst.w	r3, #32
 8000b10:	f000 80c5 	beq.w	8000c9e <HAL_RCC_GetSysClockFreq+0x1ae>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8000b14:	4b64      	ldr	r3, [pc, #400]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000b1c:	4863      	ldr	r0, [pc, #396]	@ (8000cac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8000b1e:	40d8      	lsrs	r0, r3
 8000b20:	4770      	bx	lr
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b22:	4b61      	ldr	r3, [pc, #388]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	f003 0318 	and.w	r3, r3, #24
 8000b2a:	2b10      	cmp	r3, #16
 8000b2c:	f000 80b9 	beq.w	8000ca2 <HAL_RCC_GetSysClockFreq+0x1b2>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b30:	4b5d      	ldr	r3, [pc, #372]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b32:	69db      	ldr	r3, [r3, #28]
 8000b34:	f003 0318 	and.w	r3, r3, #24
 8000b38:	2b18      	cmp	r3, #24
 8000b3a:	d001      	beq.n	8000b40 <HAL_RCC_GetSysClockFreq+0x50>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8000b3c:	485b      	ldr	r0, [pc, #364]	@ (8000cac <HAL_RCC_GetSysClockFreq+0x1bc>)
  }

  return sysclockfreq;
}
 8000b3e:	4770      	bx	lr
{
 8000b40:	b410      	push	{r4}
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8000b42:	4b59      	ldr	r3, [pc, #356]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b44:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000b46:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8000b4a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8000b4c:	f3c4 2005 	ubfx	r0, r4, #8, #6
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8000b50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000b52:	f3c2 1200 	ubfx	r2, r2, #4, #1
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8000b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8000b58:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8000b5c:	fb02 f303 	mul.w	r3, r2, r3
 8000b60:	ee07 3a90 	vmov	s15, r3
 8000b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
    if (pllm != 0U)
 8000b68:	f414 5f7c 	tst.w	r4, #16128	@ 0x3f00
 8000b6c:	f000 8092 	beq.w	8000c94 <HAL_RCC_GetSysClockFreq+0x1a4>
      switch (pllsource)
 8000b70:	2901      	cmp	r1, #1
 8000b72:	d01e      	beq.n	8000bb2 <HAL_RCC_GetSysClockFreq+0xc2>
 8000b74:	2903      	cmp	r1, #3
 8000b76:	d062      	beq.n	8000c3e <HAL_RCC_GetSysClockFreq+0x14e>
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000b78:	ee07 0a10 	vmov	s14, r0
 8000b7c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8000b80:	ed9f 6a4b 	vldr	s12, [pc, #300]	@ 8000cb0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8000b84:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8000b88:	4b47      	ldr	r3, [pc, #284]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b90:	ee06 3a90 	vmov	s13, r3
 8000b94:	eef8 6a66 	vcvt.f32.u32	s13, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8000b98:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8000cb4 <HAL_RCC_GetSysClockFreq+0x1c4>
 8000b9c:	ee67 7a86 	vmul.f32	s15, s15, s12
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000ba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8000ba4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ba8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000bac:	ee27 7a27 	vmul.f32	s14, s14, s15
          break;
 8000bb0:	e061      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x186>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8000bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f013 0f20 	tst.w	r3, #32
 8000bba:	d023      	beq.n	8000c04 <HAL_RCC_GetSysClockFreq+0x114>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8000bbc:	493a      	ldr	r1, [pc, #232]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000bbe:	680a      	ldr	r2, [r1, #0]
 8000bc0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8000bc4:	4b39      	ldr	r3, [pc, #228]	@ (8000cac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8000bc6:	40d3      	lsrs	r3, r2
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000bc8:	ee07 3a10 	vmov	s14, r3
 8000bcc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8000bd0:	ee07 0a10 	vmov	s14, r0
 8000bd4:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8000bd8:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8000bdc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8000bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000be2:	ee06 3a90 	vmov	s13, r3
 8000be6:	eef8 6a66 	vcvt.f32.u32	s13, s13
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8000bea:	ed9f 6a32 	vldr	s12, [pc, #200]	@ 8000cb4 <HAL_RCC_GetSysClockFreq+0x1c4>
 8000bee:	ee67 7a86 	vmul.f32	s15, s15, s12
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8000bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000bfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c02:	e038      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x186>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c04:	ee07 0a10 	vmov	s14, r0
 8000c08:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8000c0c:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8000cb8 <HAL_RCC_GetSysClockFreq+0x1c8>
 8000c10:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8000c14:	4b24      	ldr	r3, [pc, #144]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c1c:	ee06 3a90 	vmov	s13, r3
 8000c20:	eef8 6a66 	vcvt.f32.u32	s13, s13
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8000c24:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8000cb4 <HAL_RCC_GetSysClockFreq+0x1c4>
 8000c28:	ee67 7a86 	vmul.f32	s15, s15, s12
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8000c30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000c34:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c3c:	e01b      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0x186>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c3e:	ee07 0a10 	vmov	s14, r0
 8000c42:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8000c46:	ed9f 6a1d 	vldr	s12, [pc, #116]	@ 8000cbc <HAL_RCC_GetSysClockFreq+0x1cc>
 8000c4a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8000c4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c56:	ee06 3a90 	vmov	s13, r3
 8000c5a:	eef8 6a66 	vcvt.f32.u32	s13, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8000c5e:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8000cb4 <HAL_RCC_GetSysClockFreq+0x1c4>
 8000c62:	ee67 7a86 	vmul.f32	s15, s15, s12
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8000c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8000c72:	ee27 7a27 	vmul.f32	s14, s14, s15
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8000c76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8000c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c7a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8000c7e:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8000c80:	ee07 3a90 	vmov	s15, r3
 8000c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000c8c:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8000c90:	ee17 0a90 	vmov	r0, s15
}
 8000c94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c98:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 8000c9a:	4809      	ldr	r0, [pc, #36]	@ (8000cc0 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000c9c:	4770      	bx	lr
      sysclockfreq = (uint32_t) HSI_VALUE;
 8000c9e:	4803      	ldr	r0, [pc, #12]	@ (8000cac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8000ca0:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8000ca2:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	44020c00 	.word	0x44020c00
 8000cac:	03d09000 	.word	0x03d09000
 8000cb0:	4a742400 	.word	0x4a742400
 8000cb4:	39000000 	.word	0x39000000
 8000cb8:	4c742400 	.word	0x4c742400
 8000cbc:	4af42400 	.word	0x4af42400
 8000cc0:	003d0900 	.word	0x003d0900
 8000cc4:	007a1200 	.word	0x007a1200

08000cc8 <HAL_RCC_ClockConfig>:
  if (pClkInitStruct == NULL)
 8000cc8:	2800      	cmp	r0, #0
 8000cca:	f000 8137 	beq.w	8000f3c <HAL_RCC_ClockConfig+0x274>
{
 8000cce:	b570      	push	{r4, r5, r6, lr}
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000cd4:	4b9d      	ldr	r3, [pc, #628]	@ (8000f4c <HAL_RCC_ClockConfig+0x284>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f003 030f 	and.w	r3, r3, #15
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d20b      	bcs.n	8000cf8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ce0:	4a9a      	ldr	r2, [pc, #616]	@ (8000f4c <HAL_RCC_ClockConfig+0x284>)
 8000ce2:	6813      	ldr	r3, [r2, #0]
 8000ce4:	f023 030f 	bic.w	r3, r3, #15
 8000ce8:	430b      	orrs	r3, r1
 8000cea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cec:	6813      	ldr	r3, [r2, #0]
 8000cee:	f003 030f 	and.w	r3, r3, #15
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	f040 8124 	bne.w	8000f40 <HAL_RCC_ClockConfig+0x278>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8000cf8:	6823      	ldr	r3, [r4, #0]
 8000cfa:	f013 0f10 	tst.w	r3, #16
 8000cfe:	d00e      	beq.n	8000d1e <HAL_RCC_ClockConfig+0x56>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8000d00:	6962      	ldr	r2, [r4, #20]
 8000d02:	4b93      	ldr	r3, [pc, #588]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d04:	6a1b      	ldr	r3, [r3, #32]
 8000d06:	0a1b      	lsrs	r3, r3, #8
 8000d08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d906      	bls.n	8000d1e <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8000d10:	498f      	ldr	r1, [pc, #572]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d12:	6a0b      	ldr	r3, [r1, #32]
 8000d14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8000d18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d1c:	620b      	str	r3, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	f013 0f08 	tst.w	r3, #8
 8000d24:	d00e      	beq.n	8000d44 <HAL_RCC_ClockConfig+0x7c>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8000d26:	6922      	ldr	r2, [r4, #16]
 8000d28:	4b89      	ldr	r3, [pc, #548]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d2a:	6a1b      	ldr	r3, [r3, #32]
 8000d2c:	091b      	lsrs	r3, r3, #4
 8000d2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d906      	bls.n	8000d44 <HAL_RCC_ClockConfig+0x7c>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8000d36:	4986      	ldr	r1, [pc, #536]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d38:	6a0b      	ldr	r3, [r1, #32]
 8000d3a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000d3e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000d42:	620b      	str	r3, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d44:	6823      	ldr	r3, [r4, #0]
 8000d46:	f013 0f04 	tst.w	r3, #4
 8000d4a:	d00c      	beq.n	8000d66 <HAL_RCC_ClockConfig+0x9e>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8000d4c:	68e2      	ldr	r2, [r4, #12]
 8000d4e:	4b80      	ldr	r3, [pc, #512]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d50:	6a1b      	ldr	r3, [r3, #32]
 8000d52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d905      	bls.n	8000d66 <HAL_RCC_ClockConfig+0x9e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8000d5a:	497d      	ldr	r1, [pc, #500]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d5c:	6a0b      	ldr	r3, [r1, #32]
 8000d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000d62:	431a      	orrs	r2, r3
 8000d64:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d66:	6823      	ldr	r3, [r4, #0]
 8000d68:	f013 0f02 	tst.w	r3, #2
 8000d6c:	d00c      	beq.n	8000d88 <HAL_RCC_ClockConfig+0xc0>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8000d6e:	68a2      	ldr	r2, [r4, #8]
 8000d70:	4b77      	ldr	r3, [pc, #476]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	f003 030f 	and.w	r3, r3, #15
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d905      	bls.n	8000d88 <HAL_RCC_ClockConfig+0xc0>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8000d7c:	4974      	ldr	r1, [pc, #464]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000d7e:	6a0b      	ldr	r3, [r1, #32]
 8000d80:	f023 030f 	bic.w	r3, r3, #15
 8000d84:	431a      	orrs	r2, r3
 8000d86:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d88:	6823      	ldr	r3, [r4, #0]
 8000d8a:	f013 0f01 	tst.w	r3, #1
 8000d8e:	d06c      	beq.n	8000e6a <HAL_RCC_ClockConfig+0x1a2>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d90:	6863      	ldr	r3, [r4, #4]
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d00a      	beq.n	8000dac <HAL_RCC_ClockConfig+0xe4>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d02c      	beq.n	8000df4 <HAL_RCC_ClockConfig+0x12c>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d031      	beq.n	8000e02 <HAL_RCC_ClockConfig+0x13a>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d9e:	4a6c      	ldr	r2, [pc, #432]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000da0:	6812      	ldr	r2, [r2, #0]
 8000da2:	f012 0f02 	tst.w	r2, #2
 8000da6:	d107      	bne.n	8000db8 <HAL_RCC_ClockConfig+0xf0>
          return HAL_ERROR;
 8000da8:	2001      	movs	r0, #1
 8000daa:	e0c6      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8000dac:	4a68      	ldr	r2, [pc, #416]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8000db4:	f000 80c6 	beq.w	8000f44 <HAL_RCC_ClockConfig+0x27c>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8000db8:	4965      	ldr	r1, [pc, #404]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000dba:	69ca      	ldr	r2, [r1, #28]
 8000dbc:	f022 0203 	bic.w	r2, r2, #3
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	61cb      	str	r3, [r1, #28]
    tickstart = HAL_GetTick();
 8000dc4:	f7ff fdac 	bl	8000920 <HAL_GetTick>
 8000dc8:	4606      	mov	r6, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dca:	6863      	ldr	r3, [r4, #4]
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	d01f      	beq.n	8000e10 <HAL_RCC_ClockConfig+0x148>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d02c      	beq.n	8000e2e <HAL_RCC_ClockConfig+0x166>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d039      	beq.n	8000e4c <HAL_RCC_ClockConfig+0x184>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dd8:	4b5d      	ldr	r3, [pc, #372]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000dda:	69db      	ldr	r3, [r3, #28]
 8000ddc:	f013 0f18 	tst.w	r3, #24
 8000de0:	d043      	beq.n	8000e6a <HAL_RCC_ClockConfig+0x1a2>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000de2:	f7ff fd9d 	bl	8000920 <HAL_GetTick>
 8000de6:	1b80      	subs	r0, r0, r6
 8000de8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000dec:	4298      	cmp	r0, r3
 8000dee:	d9f3      	bls.n	8000dd8 <HAL_RCC_ClockConfig+0x110>
            return HAL_TIMEOUT;
 8000df0:	2003      	movs	r0, #3
 8000df2:	e0a2      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000df4:	4a56      	ldr	r2, [pc, #344]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8000dfc:	d1dc      	bne.n	8000db8 <HAL_RCC_ClockConfig+0xf0>
          return HAL_ERROR;
 8000dfe:	2001      	movs	r0, #1
 8000e00:	e09b      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000e02:	4a53      	ldr	r2, [pc, #332]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e04:	6812      	ldr	r2, [r2, #0]
 8000e06:	f412 7f00 	tst.w	r2, #512	@ 0x200
 8000e0a:	d1d5      	bne.n	8000db8 <HAL_RCC_ClockConfig+0xf0>
          return HAL_ERROR;
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	e094      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e10:	4b4f      	ldr	r3, [pc, #316]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e12:	69db      	ldr	r3, [r3, #28]
 8000e14:	f003 0318 	and.w	r3, r3, #24
 8000e18:	2b18      	cmp	r3, #24
 8000e1a:	d026      	beq.n	8000e6a <HAL_RCC_ClockConfig+0x1a2>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000e1c:	f7ff fd80 	bl	8000920 <HAL_GetTick>
 8000e20:	1b83      	subs	r3, r0, r6
 8000e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d9f2      	bls.n	8000e10 <HAL_RCC_ClockConfig+0x148>
          return HAL_TIMEOUT;
 8000e2a:	2003      	movs	r0, #3
 8000e2c:	e085      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e2e:	4b48      	ldr	r3, [pc, #288]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	f003 0318 	and.w	r3, r3, #24
 8000e36:	2b10      	cmp	r3, #16
 8000e38:	d017      	beq.n	8000e6a <HAL_RCC_ClockConfig+0x1a2>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000e3a:	f7ff fd71 	bl	8000920 <HAL_GetTick>
 8000e3e:	1b80      	subs	r0, r0, r6
 8000e40:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000e44:	4298      	cmp	r0, r3
 8000e46:	d9f2      	bls.n	8000e2e <HAL_RCC_ClockConfig+0x166>
            return HAL_TIMEOUT;
 8000e48:	2003      	movs	r0, #3
 8000e4a:	e076      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8000e4c:	4b40      	ldr	r3, [pc, #256]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e4e:	69db      	ldr	r3, [r3, #28]
 8000e50:	f003 0318 	and.w	r3, r3, #24
 8000e54:	2b08      	cmp	r3, #8
 8000e56:	d008      	beq.n	8000e6a <HAL_RCC_ClockConfig+0x1a2>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000e58:	f7ff fd62 	bl	8000920 <HAL_GetTick>
 8000e5c:	1b80      	subs	r0, r0, r6
 8000e5e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000e62:	4298      	cmp	r0, r3
 8000e64:	d9f2      	bls.n	8000e4c <HAL_RCC_ClockConfig+0x184>
            return HAL_TIMEOUT;
 8000e66:	2003      	movs	r0, #3
 8000e68:	e067      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e6a:	6823      	ldr	r3, [r4, #0]
 8000e6c:	f013 0f02 	tst.w	r3, #2
 8000e70:	d00c      	beq.n	8000e8c <HAL_RCC_ClockConfig+0x1c4>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8000e72:	68a2      	ldr	r2, [r4, #8]
 8000e74:	4b36      	ldr	r3, [pc, #216]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	f003 030f 	and.w	r3, r3, #15
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d205      	bcs.n	8000e8c <HAL_RCC_ClockConfig+0x1c4>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8000e80:	4933      	ldr	r1, [pc, #204]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000e82:	6a0b      	ldr	r3, [r1, #32]
 8000e84:	f023 030f 	bic.w	r3, r3, #15
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	620a      	str	r2, [r1, #32]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f4c <HAL_RCC_ClockConfig+0x284>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 030f 	and.w	r3, r3, #15
 8000e94:	42ab      	cmp	r3, r5
 8000e96:	d90a      	bls.n	8000eae <HAL_RCC_ClockConfig+0x1e6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e98:	4a2c      	ldr	r2, [pc, #176]	@ (8000f4c <HAL_RCC_ClockConfig+0x284>)
 8000e9a:	6813      	ldr	r3, [r2, #0]
 8000e9c:	f023 030f 	bic.w	r3, r3, #15
 8000ea0:	432b      	orrs	r3, r5
 8000ea2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ea4:	6813      	ldr	r3, [r2, #0]
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	42ab      	cmp	r3, r5
 8000eac:	d14c      	bne.n	8000f48 <HAL_RCC_ClockConfig+0x280>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	f013 0f04 	tst.w	r3, #4
 8000eb4:	d00c      	beq.n	8000ed0 <HAL_RCC_ClockConfig+0x208>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8000eb6:	68e2      	ldr	r2, [r4, #12]
 8000eb8:	4b25      	ldr	r3, [pc, #148]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d205      	bcs.n	8000ed0 <HAL_RCC_ClockConfig+0x208>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8000ec4:	4922      	ldr	r1, [pc, #136]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000ec6:	6a0b      	ldr	r3, [r1, #32]
 8000ec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ed0:	6823      	ldr	r3, [r4, #0]
 8000ed2:	f013 0f08 	tst.w	r3, #8
 8000ed6:	d00e      	beq.n	8000ef6 <HAL_RCC_ClockConfig+0x22e>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8000ed8:	6922      	ldr	r2, [r4, #16]
 8000eda:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d206      	bcs.n	8000ef6 <HAL_RCC_ClockConfig+0x22e>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8000ee8:	4919      	ldr	r1, [pc, #100]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000eea:	6a0b      	ldr	r3, [r1, #32]
 8000eec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000ef0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000ef4:	620b      	str	r3, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8000ef6:	6823      	ldr	r3, [r4, #0]
 8000ef8:	f013 0f10 	tst.w	r3, #16
 8000efc:	d00e      	beq.n	8000f1c <HAL_RCC_ClockConfig+0x254>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8000efe:	6962      	ldr	r2, [r4, #20]
 8000f00:	4b13      	ldr	r3, [pc, #76]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	0a1b      	lsrs	r3, r3, #8
 8000f06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d206      	bcs.n	8000f1c <HAL_RCC_ClockConfig+0x254>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8000f0e:	4910      	ldr	r1, [pc, #64]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000f10:	6a0b      	ldr	r3, [r1, #32]
 8000f12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8000f16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f1a:	620b      	str	r3, [r1, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000f1c:	f7ff fde8 	bl	8000af0 <HAL_RCC_GetSysClockFreq>
 8000f20:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <HAL_RCC_ClockConfig+0x288>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	f003 030f 	and.w	r3, r3, #15
 8000f28:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <HAL_RCC_ClockConfig+0x28c>)
 8000f2a:	5cd3      	ldrb	r3, [r2, r3]
 8000f2c:	40d8      	lsrs	r0, r3
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f58 <HAL_RCC_ClockConfig+0x290>)
 8000f30:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <HAL_RCC_ClockConfig+0x294>)
 8000f34:	6818      	ldr	r0, [r3, #0]
 8000f36:	f7ff fc6d 	bl	8000814 <HAL_InitTick>
}
 8000f3a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000f3c:	2001      	movs	r0, #1
}
 8000f3e:	4770      	bx	lr
      return HAL_ERROR;
 8000f40:	2001      	movs	r0, #1
 8000f42:	e7fa      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
        return HAL_ERROR;
 8000f44:	2001      	movs	r0, #1
 8000f46:	e7f8      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
      return HAL_ERROR;
 8000f48:	2001      	movs	r0, #1
 8000f4a:	e7f6      	b.n	8000f3a <HAL_RCC_ClockConfig+0x272>
 8000f4c:	40022000 	.word	0x40022000
 8000f50:	44020c00 	.word	0x44020c00
 8000f54:	08001a20 	.word	0x08001a20
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008

08000f60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f60:	b508      	push	{r3, lr}

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8000f62:	f7ff fdc5 	bl	8000af0 <HAL_RCC_GetSysClockFreq>
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <HAL_RCC_GetHCLKFreq+0x20>)
 8000f68:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8000f6a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <HAL_RCC_GetHCLKFreq+0x24>)
 8000f70:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8000f72:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8000f76:	40d8      	lsrs	r0, r3
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <HAL_RCC_GetHCLKFreq+0x28>)
 8000f7a:	6018      	str	r0, [r3, #0]

  return SystemCoreClock;
}
 8000f7c:	bd08      	pop	{r3, pc}
 8000f7e:	bf00      	nop
 8000f80:	44020c00 	.word	0x44020c00
 8000f84:	08001a20 	.word	0x08001a20
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_RCC_OscConfig>:
  if (pOscInitStruct == NULL)
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	f000 8328 	beq.w	80015e2 <HAL_RCC_OscConfig+0x656>
{
 8000f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f94:	4604      	mov	r4, r0
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f96:	4ba2      	ldr	r3, [pc, #648]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8000f98:	69dd      	ldr	r5, [r3, #28]
 8000f9a:	f005 0518 	and.w	r5, r5, #24
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8000f9e:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 8000fa0:	f006 0603 	and.w	r6, r6, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000fa4:	6803      	ldr	r3, [r0, #0]
 8000fa6:	f013 0f10 	tst.w	r3, #16
 8000faa:	d028      	beq.n	8000ffe <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8000fac:	2d08      	cmp	r5, #8
 8000fae:	d01a      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x5a>
 8000fb0:	2d18      	cmp	r5, #24
 8000fb2:	d016      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x56>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8000fb4:	69e3      	ldr	r3, [r4, #28]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d046      	beq.n	8001048 <HAL_RCC_OscConfig+0xbc>
        __HAL_RCC_CSI_ENABLE();
 8000fba:	4a99      	ldr	r2, [pc, #612]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8000fbc:	6813      	ldr	r3, [r2, #0]
 8000fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fcac 	bl	8000920 <HAL_GetTick>
 8000fc8:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000fca:	4b95      	ldr	r3, [pc, #596]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8000fd2:	d130      	bne.n	8001036 <HAL_RCC_OscConfig+0xaa>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8000fd4:	f7ff fca4 	bl	8000920 <HAL_GetTick>
 8000fd8:	1bc0      	subs	r0, r0, r7
 8000fda:	2802      	cmp	r0, #2
 8000fdc:	d9f5      	bls.n	8000fca <HAL_RCC_OscConfig+0x3e>
            return HAL_TIMEOUT;
 8000fde:	2003      	movs	r0, #3
 8000fe0:	e308      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8000fe2:	2e02      	cmp	r6, #2
 8000fe4:	d1e6      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x28>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8000fe6:	69e3      	ldr	r3, [r4, #28]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f000 82fc 	beq.w	80015e6 <HAL_RCC_OscConfig+0x65a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8000fee:	4a8c      	ldr	r2, [pc, #560]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8000ff0:	6993      	ldr	r3, [r2, #24]
 8000ff2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000ff6:	6a21      	ldr	r1, [r4, #32]
 8000ff8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ffc:	6193      	str	r3, [r2, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	f013 0f01 	tst.w	r3, #1
 8001004:	d03a      	beq.n	800107c <HAL_RCC_OscConfig+0xf0>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001006:	2d10      	cmp	r5, #16
 8001008:	d034      	beq.n	8001074 <HAL_RCC_OscConfig+0xe8>
 800100a:	2d18      	cmp	r5, #24
 800100c:	d030      	beq.n	8001070 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800100e:	6863      	ldr	r3, [r4, #4]
 8001010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001014:	d05a      	beq.n	80010cc <HAL_RCC_OscConfig+0x140>
 8001016:	2b00      	cmp	r3, #0
 8001018:	d16f      	bne.n	80010fa <HAL_RCC_OscConfig+0x16e>
 800101a:	4b81      	ldr	r3, [pc, #516]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	e04f      	b.n	80010d6 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001036:	4a7a      	ldr	r2, [pc, #488]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001038:	6993      	ldr	r3, [r2, #24]
 800103a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800103e:	6a21      	ldr	r1, [r4, #32]
 8001040:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001044:	6193      	str	r3, [r2, #24]
 8001046:	e7da      	b.n	8000ffe <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_DISABLE();
 8001048:	4a75      	ldr	r2, [pc, #468]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 800104a:	6813      	ldr	r3, [r2, #0]
 800104c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001050:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001052:	f7ff fc65 	bl	8000920 <HAL_GetTick>
 8001056:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001058:	4b71      	ldr	r3, [pc, #452]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8001060:	d0cd      	beq.n	8000ffe <HAL_RCC_OscConfig+0x72>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001062:	f7ff fc5d 	bl	8000920 <HAL_GetTick>
 8001066:	1bc0      	subs	r0, r0, r7
 8001068:	2802      	cmp	r0, #2
 800106a:	d9f5      	bls.n	8001058 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800106c:	2003      	movs	r0, #3
 800106e:	e2c1      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001070:	2e03      	cmp	r6, #3
 8001072:	d1cc      	bne.n	800100e <HAL_RCC_OscConfig+0x82>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001074:	6863      	ldr	r3, [r4, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 82b7 	beq.w	80015ea <HAL_RCC_OscConfig+0x65e>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	f013 0f02 	tst.w	r3, #2
 8001082:	f000 80ae 	beq.w	80011e2 <HAL_RCC_OscConfig+0x256>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001086:	2d00      	cmp	r5, #0
 8001088:	d078      	beq.n	800117c <HAL_RCC_OscConfig+0x1f0>
 800108a:	2d18      	cmp	r5, #24
 800108c:	d074      	beq.n	8001178 <HAL_RCC_OscConfig+0x1ec>
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800108e:	68e3      	ldr	r3, [r4, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 80d2 	beq.w	800123a <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001096:	4a62      	ldr	r2, [pc, #392]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001098:	6813      	ldr	r3, [r2, #0]
 800109a:	f023 0318 	bic.w	r3, r3, #24
 800109e:	6921      	ldr	r1, [r4, #16]
 80010a0:	430b      	orrs	r3, r1
 80010a2:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 80010a4:	6813      	ldr	r3, [r2, #0]
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80010ac:	f7ff fc38 	bl	8000920 <HAL_GetTick>
 80010b0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f013 0f02 	tst.w	r3, #2
 80010ba:	f040 80b5 	bne.w	8001228 <HAL_RCC_OscConfig+0x29c>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80010be:	f7ff fc2f 	bl	8000920 <HAL_GetTick>
 80010c2:	1b80      	subs	r0, r0, r6
 80010c4:	2802      	cmp	r0, #2
 80010c6:	d9f4      	bls.n	80010b2 <HAL_RCC_OscConfig+0x126>
            return HAL_TIMEOUT;
 80010c8:	2003      	movs	r0, #3
 80010ca:	e293      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80010cc:	4a54      	ldr	r2, [pc, #336]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80010ce:	6813      	ldr	r3, [r2, #0]
 80010d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010d4:	6013      	str	r3, [r2, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80010d6:	6863      	ldr	r3, [r4, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d03e      	beq.n	800115a <HAL_RCC_OscConfig+0x1ce>
        tickstart = HAL_GetTick();
 80010dc:	f7ff fc20 	bl	8000920 <HAL_GetTick>
 80010e0:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80010ea:	d1c7      	bne.n	800107c <HAL_RCC_OscConfig+0xf0>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80010ec:	f7ff fc18 	bl	8000920 <HAL_GetTick>
 80010f0:	1bc0      	subs	r0, r0, r7
 80010f2:	2864      	cmp	r0, #100	@ 0x64
 80010f4:	d9f5      	bls.n	80010e2 <HAL_RCC_OscConfig+0x156>
            return HAL_TIMEOUT;
 80010f6:	2003      	movs	r0, #3
 80010f8:	e27c      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80010fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010fe:	d010      	beq.n	8001122 <HAL_RCC_OscConfig+0x196>
 8001100:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001104:	d01b      	beq.n	800113e <HAL_RCC_OscConfig+0x1b2>
 8001106:	4b46      	ldr	r3, [pc, #280]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e7d9      	b.n	80010d6 <HAL_RCC_OscConfig+0x14a>
 8001122:	4b3f      	ldr	r3, [pc, #252]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	e7cb      	b.n	80010d6 <HAL_RCC_OscConfig+0x14a>
 800113e:	4b38      	ldr	r3, [pc, #224]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	e7bd      	b.n	80010d6 <HAL_RCC_OscConfig+0x14a>
        tickstart = HAL_GetTick();
 800115a:	f7ff fbe1 	bl	8000920 <HAL_GetTick>
 800115e:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001160:	4b2f      	ldr	r3, [pc, #188]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001168:	d088      	beq.n	800107c <HAL_RCC_OscConfig+0xf0>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800116a:	f7ff fbd9 	bl	8000920 <HAL_GetTick>
 800116e:	1bc0      	subs	r0, r0, r7
 8001170:	2864      	cmp	r0, #100	@ 0x64
 8001172:	d9f5      	bls.n	8001160 <HAL_RCC_OscConfig+0x1d4>
            return HAL_TIMEOUT;
 8001174:	2003      	movs	r0, #3
 8001176:	e23d      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001178:	2e01      	cmp	r6, #1
 800117a:	d188      	bne.n	800108e <HAL_RCC_OscConfig+0x102>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800117c:	68e3      	ldr	r3, [r4, #12]
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 8235 	beq.w	80015ee <HAL_RCC_OscConfig+0x662>
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001184:	b935      	cbnz	r5, 8001194 <HAL_RCC_OscConfig+0x208>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001186:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0318 	and.w	r3, r3, #24
 800118e:	6922      	ldr	r2, [r4, #16]
 8001190:	4293      	cmp	r3, r2
 8001192:	d10e      	bne.n	80011b2 <HAL_RCC_OscConfig+0x226>
        tickstart = HAL_GetTick();
 8001194:	f7ff fbc4 	bl	8000920 <HAL_GetTick>
 8001198:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800119a:	4b21      	ldr	r3, [pc, #132]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f013 0f02 	tst.w	r3, #2
 80011a2:	d116      	bne.n	80011d2 <HAL_RCC_OscConfig+0x246>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80011a4:	f7ff fbbc 	bl	8000920 <HAL_GetTick>
 80011a8:	1b80      	subs	r0, r0, r6
 80011aa:	2802      	cmp	r0, #2
 80011ac:	d9f5      	bls.n	800119a <HAL_RCC_OscConfig+0x20e>
            return HAL_TIMEOUT;
 80011ae:	2003      	movs	r0, #3
 80011b0:	e220      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80011b2:	491b      	ldr	r1, [pc, #108]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80011b4:	680b      	ldr	r3, [r1, #0]
 80011b6:	f023 0318 	bic.w	r3, r3, #24
 80011ba:	431a      	orrs	r2, r3
 80011bc:	600a      	str	r2, [r1, #0]
            (void) HAL_RCC_GetHCLKFreq();
 80011be:	f7ff fecf 	bl	8000f60 <HAL_RCC_GetHCLKFreq>
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011c2:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <HAL_RCC_OscConfig+0x298>)
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	f7ff fb25 	bl	8000814 <HAL_InitTick>
 80011ca:	2800      	cmp	r0, #0
 80011cc:	d0e2      	beq.n	8001194 <HAL_RCC_OscConfig+0x208>
              return HAL_ERROR;
 80011ce:	2001      	movs	r0, #1
 80011d0:	e210      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80011d4:	6913      	ldr	r3, [r2, #16]
 80011d6:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80011da:	6961      	ldr	r1, [r4, #20]
 80011dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011e0:	6113      	str	r3, [r2, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	f013 0f08 	tst.w	r3, #8
 80011e8:	d052      	beq.n	8001290 <HAL_RCC_OscConfig+0x304>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80011ea:	69a3      	ldr	r3, [r4, #24]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d038      	beq.n	8001262 <HAL_RCC_OscConfig+0x2d6>
      __HAL_RCC_LSI_ENABLE();
 80011f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 80011f2:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 80011f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 80011fe:	f7ff fb8f 	bl	8000920 <HAL_GetTick>
 8001202:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <HAL_RCC_OscConfig+0x294>)
 8001206:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800120a:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800120e:	d13f      	bne.n	8001290 <HAL_RCC_OscConfig+0x304>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001210:	f7ff fb86 	bl	8000920 <HAL_GetTick>
 8001214:	1b80      	subs	r0, r0, r6
 8001216:	2802      	cmp	r0, #2
 8001218:	d9f4      	bls.n	8001204 <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 800121a:	2003      	movs	r0, #3
 800121c:	e1ea      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 800121e:	bf00      	nop
 8001220:	44020c00 	.word	0x44020c00
 8001224:	20000008 	.word	0x20000008
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001228:	4a9b      	ldr	r2, [pc, #620]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800122a:	6913      	ldr	r3, [r2, #16]
 800122c:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001230:	6961      	ldr	r1, [r4, #20]
 8001232:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001236:	6113      	str	r3, [r2, #16]
 8001238:	e7d3      	b.n	80011e2 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_DISABLE();
 800123a:	4a97      	ldr	r2, [pc, #604]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800123c:	6813      	ldr	r3, [r2, #0]
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001244:	f7ff fb6c 	bl	8000920 <HAL_GetTick>
 8001248:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800124a:	4b93      	ldr	r3, [pc, #588]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f013 0f02 	tst.w	r3, #2
 8001252:	d0c6      	beq.n	80011e2 <HAL_RCC_OscConfig+0x256>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001254:	f7ff fb64 	bl	8000920 <HAL_GetTick>
 8001258:	1b80      	subs	r0, r0, r6
 800125a:	2802      	cmp	r0, #2
 800125c:	d9f5      	bls.n	800124a <HAL_RCC_OscConfig+0x2be>
            return HAL_TIMEOUT;
 800125e:	2003      	movs	r0, #3
 8001260:	e1c8      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
      __HAL_RCC_LSI_DISABLE();
 8001262:	4a8d      	ldr	r2, [pc, #564]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001264:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 8001268:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800126c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001270:	f7ff fb56 	bl	8000920 <HAL_GetTick>
 8001274:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001276:	4b88      	ldr	r3, [pc, #544]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001278:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800127c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8001280:	d006      	beq.n	8001290 <HAL_RCC_OscConfig+0x304>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001282:	f7ff fb4d 	bl	8000920 <HAL_GetTick>
 8001286:	1b80      	subs	r0, r0, r6
 8001288:	2802      	cmp	r0, #2
 800128a:	d9f4      	bls.n	8001276 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 800128c:	2003      	movs	r0, #3
 800128e:	e1b1      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001290:	6823      	ldr	r3, [r4, #0]
 8001292:	f013 0f04 	tst.w	r3, #4
 8001296:	f000 80a0 	beq.w	80013da <HAL_RCC_OscConfig+0x44e>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800129a:	4b80      	ldr	r3, [pc, #512]	@ (800149c <HAL_RCC_OscConfig+0x510>)
 800129c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129e:	f013 0f01 	tst.w	r3, #1
 80012a2:	d018      	beq.n	80012d6 <HAL_RCC_OscConfig+0x34a>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80012a4:	68a3      	ldr	r3, [r4, #8]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d029      	beq.n	80012fe <HAL_RCC_OscConfig+0x372>
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d143      	bne.n	8001336 <HAL_RCC_OscConfig+0x3aa>
 80012ae:	4b7a      	ldr	r3, [pc, #488]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 80012b0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80012b4:	f022 0201 	bic.w	r2, r2, #1
 80012b8:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80012bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80012c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012c4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80012c8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80012cc:	f022 0204 	bic.w	r2, r2, #4
 80012d0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80012d4:	e01a      	b.n	800130c <HAL_RCC_OscConfig+0x380>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80012d6:	4a71      	ldr	r2, [pc, #452]	@ (800149c <HAL_RCC_OscConfig+0x510>)
 80012d8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	6253      	str	r3, [r2, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80012e0:	f7ff fb1e 	bl	8000920 <HAL_GetTick>
 80012e4:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80012e6:	4b6d      	ldr	r3, [pc, #436]	@ (800149c <HAL_RCC_OscConfig+0x510>)
 80012e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ea:	f013 0f01 	tst.w	r3, #1
 80012ee:	d1d9      	bne.n	80012a4 <HAL_RCC_OscConfig+0x318>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012f0:	f7ff fb16 	bl	8000920 <HAL_GetTick>
 80012f4:	1b80      	subs	r0, r0, r6
 80012f6:	2802      	cmp	r0, #2
 80012f8:	d9f5      	bls.n	80012e6 <HAL_RCC_OscConfig+0x35a>
          return HAL_TIMEOUT;
 80012fa:	2003      	movs	r0, #3
 80012fc:	e17a      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80012fe:	4a66      	ldr	r2, [pc, #408]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001300:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800130c:	68a3      	ldr	r3, [r4, #8]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d051      	beq.n	80013b6 <HAL_RCC_OscConfig+0x42a>
      tickstart = HAL_GetTick();
 8001312:	f7ff fb05 	bl	8000920 <HAL_GetTick>
 8001316:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001318:	4b5f      	ldr	r3, [pc, #380]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800131a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800131e:	f013 0f02 	tst.w	r3, #2
 8001322:	d15a      	bne.n	80013da <HAL_RCC_OscConfig+0x44e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001324:	f7ff fafc 	bl	8000920 <HAL_GetTick>
 8001328:	1b80      	subs	r0, r0, r6
 800132a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800132e:	4298      	cmp	r0, r3
 8001330:	d9f2      	bls.n	8001318 <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8001332:	2003      	movs	r0, #3
 8001334:	e15e      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001336:	2b05      	cmp	r3, #5
 8001338:	d015      	beq.n	8001366 <HAL_RCC_OscConfig+0x3da>
 800133a:	2b85      	cmp	r3, #133	@ 0x85
 800133c:	d027      	beq.n	800138e <HAL_RCC_OscConfig+0x402>
 800133e:	4b56      	ldr	r3, [pc, #344]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001340:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001344:	f022 0201 	bic.w	r2, r2, #1
 8001348:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800134c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001350:	f022 0204 	bic.w	r2, r2, #4
 8001354:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001358:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800135c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001360:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001364:	e7d2      	b.n	800130c <HAL_RCC_OscConfig+0x380>
 8001366:	4b4c      	ldr	r3, [pc, #304]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001368:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800136c:	f042 0204 	orr.w	r2, r2, #4
 8001370:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001374:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001378:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800137c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001380:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001384:	f042 0201 	orr.w	r2, r2, #1
 8001388:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800138c:	e7be      	b.n	800130c <HAL_RCC_OscConfig+0x380>
 800138e:	4b42      	ldr	r3, [pc, #264]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001390:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001394:	f042 0204 	orr.w	r2, r2, #4
 8001398:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800139c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80013a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80013a4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80013a8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80013ac:	f042 0201 	orr.w	r2, r2, #1
 80013b0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80013b4:	e7aa      	b.n	800130c <HAL_RCC_OscConfig+0x380>
      tickstart = HAL_GetTick();
 80013b6:	f7ff fab3 	bl	8000920 <HAL_GetTick>
 80013ba:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013bc:	4b36      	ldr	r3, [pc, #216]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 80013be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013c2:	f013 0f02 	tst.w	r3, #2
 80013c6:	d008      	beq.n	80013da <HAL_RCC_OscConfig+0x44e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c8:	f7ff faaa 	bl	8000920 <HAL_GetTick>
 80013cc:	1b80      	subs	r0, r0, r6
 80013ce:	f241 3388 	movw	r3, #5000	@ 0x1388
 80013d2:	4298      	cmp	r0, r3
 80013d4:	d9f2      	bls.n	80013bc <HAL_RCC_OscConfig+0x430>
          return HAL_TIMEOUT;
 80013d6:	2003      	movs	r0, #3
 80013d8:	e10c      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	f013 0f20 	tst.w	r3, #32
 80013e0:	d029      	beq.n	8001436 <HAL_RCC_OscConfig+0x4aa>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013e2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80013e4:	b19b      	cbz	r3, 800140e <HAL_RCC_OscConfig+0x482>
      __HAL_RCC_HSI48_ENABLE();
 80013e6:	4a2c      	ldr	r2, [pc, #176]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 80013e8:	6813      	ldr	r3, [r2, #0]
 80013ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013ee:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80013f0:	f7ff fa96 	bl	8000920 <HAL_GetTick>
 80013f4:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80013f6:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80013fe:	d11a      	bne.n	8001436 <HAL_RCC_OscConfig+0x4aa>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001400:	f7ff fa8e 	bl	8000920 <HAL_GetTick>
 8001404:	1b80      	subs	r0, r0, r6
 8001406:	2802      	cmp	r0, #2
 8001408:	d9f5      	bls.n	80013f6 <HAL_RCC_OscConfig+0x46a>
          return HAL_TIMEOUT;
 800140a:	2003      	movs	r0, #3
 800140c:	e0f2      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
      __HAL_RCC_HSI48_DISABLE();
 800140e:	4a22      	ldr	r2, [pc, #136]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001410:	6813      	ldr	r3, [r2, #0]
 8001412:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001416:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001418:	f7ff fa82 	bl	8000920 <HAL_GetTick>
 800141c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800141e:	4b1e      	ldr	r3, [pc, #120]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001426:	d006      	beq.n	8001436 <HAL_RCC_OscConfig+0x4aa>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001428:	f7ff fa7a 	bl	8000920 <HAL_GetTick>
 800142c:	1b80      	subs	r0, r0, r6
 800142e:	2802      	cmp	r0, #2
 8001430:	d9f5      	bls.n	800141e <HAL_RCC_OscConfig+0x492>
          return HAL_TIMEOUT;
 8001432:	2003      	movs	r0, #3
 8001434:	e0de      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001436:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 80da 	beq.w	80015f2 <HAL_RCC_OscConfig+0x666>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800143e:	2d18      	cmp	r5, #24
 8001440:	f000 8089 	beq.w	8001556 <HAL_RCC_OscConfig+0x5ca>
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001444:	2b02      	cmp	r3, #2
 8001446:	d013      	beq.n	8001470 <HAL_RCC_OscConfig+0x4e4>
        __HAL_RCC_PLL1_DISABLE();
 8001448:	4a13      	ldr	r2, [pc, #76]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800144a:	6813      	ldr	r3, [r2, #0]
 800144c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001450:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001452:	f7ff fa65 	bl	8000920 <HAL_GetTick>
 8001456:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001460:	d070      	beq.n	8001544 <HAL_RCC_OscConfig+0x5b8>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001462:	f7ff fa5d 	bl	8000920 <HAL_GetTick>
 8001466:	1b00      	subs	r0, r0, r4
 8001468:	2802      	cmp	r0, #2
 800146a:	d9f5      	bls.n	8001458 <HAL_RCC_OscConfig+0x4cc>
            return HAL_TIMEOUT;
 800146c:	2003      	movs	r0, #3
 800146e:	e0c1      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        __HAL_RCC_PLL1_DISABLE();
 8001470:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001472:	6813      	ldr	r3, [r2, #0]
 8001474:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001478:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800147a:	f7ff fa51 	bl	8000920 <HAL_GetTick>
 800147e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <HAL_RCC_OscConfig+0x50c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001488:	d00a      	beq.n	80014a0 <HAL_RCC_OscConfig+0x514>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800148a:	f7ff fa49 	bl	8000920 <HAL_GetTick>
 800148e:	1b40      	subs	r0, r0, r5
 8001490:	2802      	cmp	r0, #2
 8001492:	d9f5      	bls.n	8001480 <HAL_RCC_OscConfig+0x4f4>
            return HAL_TIMEOUT;
 8001494:	2003      	movs	r0, #3
 8001496:	e0ad      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 8001498:	44020c00 	.word	0x44020c00
 800149c:	44020800 	.word	0x44020800
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80014a0:	4b5c      	ldr	r3, [pc, #368]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 80014a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014a4:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80014a8:	f022 0203 	bic.w	r2, r2, #3
 80014ac:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80014ae:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80014b0:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80014b4:	430a      	orrs	r2, r1
 80014b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80014b8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80014ba:	3a01      	subs	r2, #1
 80014bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80014c2:	3901      	subs	r1, #1
 80014c4:	0249      	lsls	r1, r1, #9
 80014c6:	b289      	uxth	r1, r1
 80014c8:	430a      	orrs	r2, r1
 80014ca:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80014cc:	3901      	subs	r1, #1
 80014ce:	0409      	lsls	r1, r1, #16
 80014d0:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80014d4:	430a      	orrs	r2, r1
 80014d6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80014d8:	3901      	subs	r1, #1
 80014da:	0609      	lsls	r1, r1, #24
 80014dc:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80014e0:	430a      	orrs	r2, r1
 80014e2:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80014e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014e6:	f022 0210 	bic.w	r2, r2, #16
 80014ea:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80014ec:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80014ee:	00d2      	lsls	r2, r2, #3
 80014f0:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80014f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014f4:	f042 0210 	orr.w	r2, r2, #16
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80014fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014fc:	f022 020c 	bic.w	r2, r2, #12
 8001500:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001502:	430a      	orrs	r2, r1
 8001504:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001506:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001508:	f022 0220 	bic.w	r2, r2, #32
 800150c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800150e:	430a      	orrs	r2, r1
 8001510:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001512:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001514:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001518:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_RCC_PLL1_ENABLE();
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001520:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001522:	f7ff f9fd 	bl	8000920 <HAL_GetTick>
 8001526:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001528:	4b3a      	ldr	r3, [pc, #232]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001530:	d106      	bne.n	8001540 <HAL_RCC_OscConfig+0x5b4>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001532:	f7ff f9f5 	bl	8000920 <HAL_GetTick>
 8001536:	1b00      	subs	r0, r0, r4
 8001538:	2802      	cmp	r0, #2
 800153a:	d9f5      	bls.n	8001528 <HAL_RCC_OscConfig+0x59c>
            return HAL_TIMEOUT;
 800153c:	2003      	movs	r0, #3
 800153e:	e059      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
  return HAL_OK;
 8001540:	2000      	movs	r0, #0
 8001542:	e057      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001544:	4a33      	ldr	r2, [pc, #204]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 8001546:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001548:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800154c:	f023 0303 	bic.w	r3, r3, #3
 8001550:	6293      	str	r3, [r2, #40]	@ 0x28
  return HAL_OK;
 8001552:	2000      	movs	r0, #0
 8001554:	e04e      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001556:	4a2f      	ldr	r2, [pc, #188]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 8001558:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800155a:	6b50      	ldr	r0, [r2, #52]	@ 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800155c:	2b01      	cmp	r3, #1
 800155e:	d04a      	beq.n	80015f6 <HAL_RCC_OscConfig+0x66a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001560:	f001 0303 	and.w	r3, r1, #3
 8001564:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001566:	4293      	cmp	r3, r2
 8001568:	d147      	bne.n	80015fa <HAL_RCC_OscConfig+0x66e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800156a:	f3c1 2105 	ubfx	r1, r1, #8, #6
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800156e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001570:	4299      	cmp	r1, r3
 8001572:	d144      	bne.n	80015fe <HAL_RCC_OscConfig+0x672>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001574:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8001578:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800157a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800157c:	429a      	cmp	r2, r3
 800157e:	d140      	bne.n	8001602 <HAL_RCC_OscConfig+0x676>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001580:	f3c0 2246 	ubfx	r2, r0, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001584:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001586:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001588:	429a      	cmp	r2, r3
 800158a:	d13c      	bne.n	8001606 <HAL_RCC_OscConfig+0x67a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800158c:	f3c0 4206 	ubfx	r2, r0, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001590:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001592:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001594:	429a      	cmp	r2, r3
 8001596:	d138      	bne.n	800160a <HAL_RCC_OscConfig+0x67e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001598:	f3c0 6006 	ubfx	r0, r0, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800159c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800159e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80015a0:	4298      	cmp	r0, r3
 80015a2:	d134      	bne.n	800160e <HAL_RCC_OscConfig+0x682>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 80015a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80015ac:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d101      	bne.n	80015b6 <HAL_RCC_OscConfig+0x62a>
  return HAL_OK;
 80015b2:	2000      	movs	r0, #0
 80015b4:	e01e      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 80015b8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80015ba:	f023 0310 	bic.w	r3, r3, #16
 80015be:	6293      	str	r3, [r2, #40]	@ 0x28
        tickstart = HAL_GetTick();
 80015c0:	f7ff f9ae 	bl	8000920 <HAL_GetTick>
 80015c4:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80015c6:	f7ff f9ab 	bl	8000920 <HAL_GetTick>
 80015ca:	42a8      	cmp	r0, r5
 80015cc:	d0fb      	beq.n	80015c6 <HAL_RCC_OscConfig+0x63a>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80015ce:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80015d0:	00d2      	lsls	r2, r2, #3
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_RCC_OscConfig+0x688>)
 80015d4:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80015d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015d8:	f042 0210 	orr.w	r2, r2, #16
 80015dc:	629a      	str	r2, [r3, #40]	@ 0x28
  return HAL_OK;
 80015de:	2000      	movs	r0, #0
 80015e0:	e008      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
    return HAL_ERROR;
 80015e2:	2001      	movs	r0, #1
}
 80015e4:	4770      	bx	lr
        return HAL_ERROR;
 80015e6:	2001      	movs	r0, #1
 80015e8:	e004      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        return HAL_ERROR;
 80015ea:	2001      	movs	r0, #1
 80015ec:	e002      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
        return HAL_ERROR;
 80015ee:	2001      	movs	r0, #1
 80015f0:	e000      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
  return HAL_OK;
 80015f2:	2000      	movs	r0, #0
}
 80015f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 80015f6:	2001      	movs	r0, #1
 80015f8:	e7fc      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 80015fa:	2001      	movs	r0, #1
 80015fc:	e7fa      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 80015fe:	2001      	movs	r0, #1
 8001600:	e7f8      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 8001602:	2001      	movs	r0, #1
 8001604:	e7f6      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 8001606:	2001      	movs	r0, #1
 8001608:	e7f4      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 800160a:	2001      	movs	r0, #1
 800160c:	e7f2      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 800160e:	2001      	movs	r0, #1
 8001610:	e7f0      	b.n	80015f4 <HAL_RCC_OscConfig+0x668>
 8001612:	bf00      	nop
 8001614:	44020c00 	.word	0x44020c00

08001618 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001618:	b410      	push	{r4}
 800161a:	4603      	mov	r3, r0
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800161c:	7a00      	ldrb	r0, [r0, #8]
 800161e:	2800      	cmp	r0, #0
 8001620:	f000 80bf 	beq.w	80017a2 <LL_EXTI_Init+0x18a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	2a00      	cmp	r2, #0
 8001628:	d05b      	beq.n	80016e2 <LL_EXTI_Init+0xca>
    {
      switch (EXTI_InitStruct->Mode)
 800162a:	7a58      	ldrb	r0, [r3, #9]
 800162c:	2801      	cmp	r0, #1
 800162e:	d024      	beq.n	800167a <LL_EXTI_Init+0x62>
 8001630:	2802      	cmp	r0, #2
 8001632:	d031      	beq.n	8001698 <LL_EXTI_Init+0x80>
 8001634:	2800      	cmp	r0, #0
 8001636:	d13d      	bne.n	80016b4 <LL_EXTI_Init+0x9c>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001638:	496b      	ldr	r1, [pc, #428]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 800163a:	f8d1 4084 	ldr.w	r4, [r1, #132]	@ 0x84
 800163e:	ea24 0202 	bic.w	r2, r4, r2
 8001642:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001646:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001648:	f8d1 4080 	ldr.w	r4, [r1, #128]	@ 0x80
 800164c:	4322      	orrs	r2, r4
 800164e:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80
          break;
        default:
          status = ERROR;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001652:	7a9a      	ldrb	r2, [r3, #10]
 8001654:	2a00      	cmp	r2, #0
 8001656:	d045      	beq.n	80016e4 <LL_EXTI_Init+0xcc>
      {
        switch (EXTI_InitStruct->Trigger)
 8001658:	2a02      	cmp	r2, #2
 800165a:	d02d      	beq.n	80016b8 <LL_EXTI_Init+0xa0>
 800165c:	2a03      	cmp	r2, #3
 800165e:	d036      	beq.n	80016ce <LL_EXTI_Init+0xb6>
 8001660:	2a01      	cmp	r2, #1
 8001662:	d16a      	bne.n	800173a <LL_EXTI_Init+0x122>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001664:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001666:	4a60      	ldr	r2, [pc, #384]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 8001668:	6851      	ldr	r1, [r2, #4]
 800166a:	ea21 0104 	bic.w	r1, r1, r4
 800166e:	6051      	str	r1, [r2, #4]
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001670:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001672:	6814      	ldr	r4, [r2, #0]
 8001674:	4321      	orrs	r1, r4
 8001676:	6011      	str	r1, [r2, #0]
}
 8001678:	e034      	b.n	80016e4 <LL_EXTI_Init+0xcc>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800167a:	495b      	ldr	r1, [pc, #364]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 800167c:	f8d1 0080 	ldr.w	r0, [r1, #128]	@ 0x80
 8001680:	ea20 0202 	bic.w	r2, r0, r2
 8001684:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001688:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800168a:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
 800168e:	4302      	orrs	r2, r0
 8001690:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
  ErrorStatus status = SUCCESS;
 8001694:	2000      	movs	r0, #0
}
 8001696:	e7dc      	b.n	8001652 <LL_EXTI_Init+0x3a>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001698:	4953      	ldr	r1, [pc, #332]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 800169a:	f8d1 0080 	ldr.w	r0, [r1, #128]	@ 0x80
 800169e:	4302      	orrs	r2, r0
 80016a0:	f8c1 2080 	str.w	r2, [r1, #128]	@ 0x80
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80016a4:	681a      	ldr	r2, [r3, #0]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80016a6:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
 80016aa:	4302      	orrs	r2, r0
 80016ac:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
  ErrorStatus status = SUCCESS;
 80016b0:	2000      	movs	r0, #0
}
 80016b2:	e7ce      	b.n	8001652 <LL_EXTI_Init+0x3a>
      switch (EXTI_InitStruct->Mode)
 80016b4:	2001      	movs	r0, #1
 80016b6:	e7cc      	b.n	8001652 <LL_EXTI_Init+0x3a>
            break;
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80016b8:	681c      	ldr	r4, [r3, #0]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80016ba:	4a4b      	ldr	r2, [pc, #300]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 80016bc:	6811      	ldr	r1, [r2, #0]
 80016be:	ea21 0104 	bic.w	r1, r1, r4
 80016c2:	6011      	str	r1, [r2, #0]
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80016c4:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80016c6:	6854      	ldr	r4, [r2, #4]
 80016c8:	4321      	orrs	r1, r4
 80016ca:	6051      	str	r1, [r2, #4]
}
 80016cc:	e00a      	b.n	80016e4 <LL_EXTI_Init+0xcc>
            break;
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80016ce:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80016d0:	4a45      	ldr	r2, [pc, #276]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 80016d2:	6814      	ldr	r4, [r2, #0]
 80016d4:	4321      	orrs	r1, r4
 80016d6:	6011      	str	r1, [r2, #0]
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80016d8:	6819      	ldr	r1, [r3, #0]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80016da:	6854      	ldr	r4, [r2, #4]
 80016dc:	4321      	orrs	r1, r4
 80016de:	6051      	str	r1, [r2, #4]
}
 80016e0:	e000      	b.n	80016e4 <LL_EXTI_Init+0xcc>
  ErrorStatus status = SUCCESS;
 80016e2:	2000      	movs	r0, #0
        }
      }
    }

    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	2a00      	cmp	r2, #0
 80016e8:	d078      	beq.n	80017dc <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 80016ea:	7a59      	ldrb	r1, [r3, #9]
 80016ec:	2901      	cmp	r1, #1
 80016ee:	d026      	beq.n	800173e <LL_EXTI_Init+0x126>
 80016f0:	2902      	cmp	r1, #2
 80016f2:	d032      	beq.n	800175a <LL_EXTI_Init+0x142>
 80016f4:	2900      	cmp	r1, #0
 80016f6:	d13d      	bne.n	8001774 <LL_EXTI_Init+0x15c>
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80016f8:	493b      	ldr	r1, [pc, #236]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 80016fa:	f8d1 4094 	ldr.w	r4, [r1, #148]	@ 0x94
 80016fe:	ea24 0202 	bic.w	r2, r4, r2
 8001702:	f8c1 2094 	str.w	r2, [r1, #148]	@ 0x94
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001706:	685a      	ldr	r2, [r3, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001708:	f8d1 4090 	ldr.w	r4, [r1, #144]	@ 0x90
 800170c:	4322      	orrs	r2, r4
 800170e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
          break;
        default:
          status = ERROR;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001712:	7a9a      	ldrb	r2, [r3, #10]
 8001714:	2a00      	cmp	r2, #0
 8001716:	d061      	beq.n	80017dc <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001718:	2a02      	cmp	r2, #2
 800171a:	d02d      	beq.n	8001778 <LL_EXTI_Init+0x160>
 800171c:	2a03      	cmp	r2, #3
 800171e:	d036      	beq.n	800178e <LL_EXTI_Init+0x176>
 8001720:	2a01      	cmp	r2, #1
 8001722:	d15e      	bne.n	80017e2 <LL_EXTI_Init+0x1ca>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001724:	685c      	ldr	r4, [r3, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001726:	4a30      	ldr	r2, [pc, #192]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 8001728:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800172a:	ea21 0104 	bic.w	r1, r1, r4
 800172e:	6251      	str	r1, [r2, #36]	@ 0x24
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001730:	685b      	ldr	r3, [r3, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001732:	6a11      	ldr	r1, [r2, #32]
 8001734:	430b      	orrs	r3, r1
 8001736:	6213      	str	r3, [r2, #32]
}
 8001738:	e050      	b.n	80017dc <LL_EXTI_Init+0x1c4>
        switch (EXTI_InitStruct->Trigger)
 800173a:	2001      	movs	r0, #1
 800173c:	e7d2      	b.n	80016e4 <LL_EXTI_Init+0xcc>
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800173e:	492a      	ldr	r1, [pc, #168]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 8001740:	f8d1 4090 	ldr.w	r4, [r1, #144]	@ 0x90
 8001744:	ea24 0202 	bic.w	r2, r4, r2
 8001748:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800174c:	685a      	ldr	r2, [r3, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800174e:	f8d1 4094 	ldr.w	r4, [r1, #148]	@ 0x94
 8001752:	4322      	orrs	r2, r4
 8001754:	f8c1 2094 	str.w	r2, [r1, #148]	@ 0x94
}
 8001758:	e7db      	b.n	8001712 <LL_EXTI_Init+0xfa>
  SET_BIT(EXTI->IMR2, ExtiLine);
 800175a:	4923      	ldr	r1, [pc, #140]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 800175c:	f8d1 4090 	ldr.w	r4, [r1, #144]	@ 0x90
 8001760:	4322      	orrs	r2, r4
 8001762:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001766:	685a      	ldr	r2, [r3, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001768:	f8d1 4094 	ldr.w	r4, [r1, #148]	@ 0x94
 800176c:	4322      	orrs	r2, r4
 800176e:	f8c1 2094 	str.w	r2, [r1, #148]	@ 0x94
}
 8001772:	e7ce      	b.n	8001712 <LL_EXTI_Init+0xfa>
      switch (EXTI_InitStruct->Mode)
 8001774:	2001      	movs	r0, #1
 8001776:	e7cc      	b.n	8001712 <LL_EXTI_Init+0xfa>
            break;
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001778:	685c      	ldr	r4, [r3, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800177a:	4a1b      	ldr	r2, [pc, #108]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 800177c:	6a11      	ldr	r1, [r2, #32]
 800177e:	ea21 0104 	bic.w	r1, r1, r4
 8001782:	6211      	str	r1, [r2, #32]
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001784:	685b      	ldr	r3, [r3, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001786:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8001788:	430b      	orrs	r3, r1
 800178a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800178c:	e026      	b.n	80017dc <LL_EXTI_Init+0x1c4>
            break;
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800178e:	6859      	ldr	r1, [r3, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001790:	4a15      	ldr	r2, [pc, #84]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 8001792:	6a14      	ldr	r4, [r2, #32]
 8001794:	4321      	orrs	r1, r4
 8001796:	6211      	str	r1, [r2, #32]
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001798:	685b      	ldr	r3, [r3, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800179a:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800179c:	430b      	orrs	r3, r1
 800179e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80017a0:	e01c      	b.n	80017dc <LL_EXTI_Init+0x1c4>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80017a2:	4a11      	ldr	r2, [pc, #68]	@ (80017e8 <LL_EXTI_Init+0x1d0>)
 80017a4:	f8d2 1080 	ldr.w	r1, [r2, #128]	@ 0x80
 80017a8:	681c      	ldr	r4, [r3, #0]
 80017aa:	ea21 0104 	bic.w	r1, r1, r4
 80017ae:	f8c2 1080 	str.w	r1, [r2, #128]	@ 0x80
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80017b2:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
 80017b6:	681c      	ldr	r4, [r3, #0]
 80017b8:	ea21 0104 	bic.w	r1, r1, r4
 80017bc:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80017c0:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 80017c4:	685c      	ldr	r4, [r3, #4]
 80017c6:	ea21 0104 	bic.w	r1, r1, r4
 80017ca:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);

    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80017ce:	6859      	ldr	r1, [r3, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80017d0:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80017d4:	ea23 0301 	bic.w	r3, r3, r1
 80017d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  }
  return status;
}
 80017dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017e0:	4770      	bx	lr
        switch (EXTI_InitStruct->Trigger)
 80017e2:	2001      	movs	r0, #1
 80017e4:	e7fa      	b.n	80017dc <LL_EXTI_Init+0x1c4>
 80017e6:	bf00      	nop
 80017e8:	44022000 	.word	0x44022000

080017ec <LL_GPIO_SetPinMode>:
{
 80017ec:	b410      	push	{r4}
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 80017ee:	6804      	ldr	r4, [r0, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 80017f4:	b1a3      	cbz	r3, 8001820 <LL_GPIO_SetPinMode+0x34>
  return __builtin_clz(value);
 80017f6:	fab3 f383 	clz	r3, r3
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	f04f 0c03 	mov.w	ip, #3
 8001800:	fa0c f303 	lsl.w	r3, ip, r3
 8001804:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001808:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 800180c:	b151      	cbz	r1, 8001824 <LL_GPIO_SetPinMode+0x38>
  return __builtin_clz(value);
 800180e:	fab1 f181 	clz	r1, r1
 8001812:	0049      	lsls	r1, r1, #1
 8001814:	408a      	lsls	r2, r1
 8001816:	4313      	orrs	r3, r2
 8001818:	6003      	str	r3, [r0, #0]
}
 800181a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800181e:	4770      	bx	lr
    return 32U;
 8001820:	2320      	movs	r3, #32
 8001822:	e7ea      	b.n	80017fa <LL_GPIO_SetPinMode+0xe>
 8001824:	2120      	movs	r1, #32
 8001826:	e7f4      	b.n	8001812 <LL_GPIO_SetPinMode+0x26>

08001828 <LL_GPIO_SetPinSpeed>:
{
 8001828:	b410      	push	{r4}
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 800182a:	6884      	ldr	r4, [r0, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182c:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 8001830:	b1a3      	cbz	r3, 800185c <LL_GPIO_SetPinSpeed+0x34>
  return __builtin_clz(value);
 8001832:	fab3 f383 	clz	r3, r3
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	f04f 0c03 	mov.w	ip, #3
 800183c:	fa0c f303 	lsl.w	r3, ip, r3
 8001840:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8001848:	b151      	cbz	r1, 8001860 <LL_GPIO_SetPinSpeed+0x38>
  return __builtin_clz(value);
 800184a:	fab1 f181 	clz	r1, r1
 800184e:	0049      	lsls	r1, r1, #1
 8001850:	408a      	lsls	r2, r1
 8001852:	4313      	orrs	r3, r2
 8001854:	6083      	str	r3, [r0, #8]
}
 8001856:	f85d 4b04 	ldr.w	r4, [sp], #4
 800185a:	4770      	bx	lr
    return 32U;
 800185c:	2320      	movs	r3, #32
 800185e:	e7ea      	b.n	8001836 <LL_GPIO_SetPinSpeed+0xe>
 8001860:	2120      	movs	r1, #32
 8001862:	e7f4      	b.n	800184e <LL_GPIO_SetPinSpeed+0x26>

08001864 <LL_GPIO_SetPinPull>:
{
 8001864:	b410      	push	{r4}
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8001866:	68c4      	ldr	r4, [r0, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001868:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 800186c:	b1a3      	cbz	r3, 8001898 <LL_GPIO_SetPinPull+0x34>
  return __builtin_clz(value);
 800186e:	fab3 f383 	clz	r3, r3
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	f04f 0c03 	mov.w	ip, #3
 8001878:	fa0c f303 	lsl.w	r3, ip, r3
 800187c:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001880:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8001884:	b151      	cbz	r1, 800189c <LL_GPIO_SetPinPull+0x38>
  return __builtin_clz(value);
 8001886:	fab1 f181 	clz	r1, r1
 800188a:	0049      	lsls	r1, r1, #1
 800188c:	408a      	lsls	r2, r1
 800188e:	4313      	orrs	r3, r2
 8001890:	60c3      	str	r3, [r0, #12]
}
 8001892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001896:	4770      	bx	lr
    return 32U;
 8001898:	2320      	movs	r3, #32
 800189a:	e7ea      	b.n	8001872 <LL_GPIO_SetPinPull+0xe>
 800189c:	2120      	movs	r1, #32
 800189e:	e7f4      	b.n	800188a <LL_GPIO_SetPinPull+0x26>

080018a0 <LL_GPIO_SetAFPin_0_7>:
{
 80018a0:	b410      	push	{r4}
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 80018a2:	6a04      	ldr	r4, [r0, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a4:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 80018a8:	b1a3      	cbz	r3, 80018d4 <LL_GPIO_SetAFPin_0_7+0x34>
  return __builtin_clz(value);
 80018aa:	fab3 f383 	clz	r3, r3
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	f04f 0c0f 	mov.w	ip, #15
 80018b4:	fa0c f303 	lsl.w	r3, ip, r3
 80018b8:	ea24 0303 	bic.w	r3, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018bc:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 80018c0:	b151      	cbz	r1, 80018d8 <LL_GPIO_SetAFPin_0_7+0x38>
  return __builtin_clz(value);
 80018c2:	fab1 f181 	clz	r1, r1
 80018c6:	0089      	lsls	r1, r1, #2
 80018c8:	408a      	lsls	r2, r1
 80018ca:	4313      	orrs	r3, r2
 80018cc:	6203      	str	r3, [r0, #32]
}
 80018ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018d2:	4770      	bx	lr
    return 32U;
 80018d4:	2320      	movs	r3, #32
 80018d6:	e7ea      	b.n	80018ae <LL_GPIO_SetAFPin_0_7+0xe>
 80018d8:	2120      	movs	r1, #32
 80018da:	e7f4      	b.n	80018c6 <LL_GPIO_SetAFPin_0_7+0x26>

080018dc <LL_GPIO_SetAFPin_8_15>:
{
 80018dc:	b410      	push	{r4}
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 80018de:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 80018e0:	0a09      	lsrs	r1, r1, #8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e2:	fa91 f3a1 	rbit	r3, r1
  if (value == 0U)
 80018e6:	b1a3      	cbz	r3, 8001912 <LL_GPIO_SetAFPin_8_15+0x36>
  return __builtin_clz(value);
 80018e8:	fab3 f383 	clz	r3, r3
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	f04f 0c0f 	mov.w	ip, #15
 80018f2:	fa0c f303 	lsl.w	r3, ip, r3
 80018f6:	ea24 0403 	bic.w	r4, r4, r3
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 80018fe:	b151      	cbz	r1, 8001916 <LL_GPIO_SetAFPin_8_15+0x3a>
  return __builtin_clz(value);
 8001900:	fab1 f181 	clz	r1, r1
 8001904:	0089      	lsls	r1, r1, #2
 8001906:	408a      	lsls	r2, r1
 8001908:	4314      	orrs	r4, r2
 800190a:	6244      	str	r4, [r0, #36]	@ 0x24
}
 800190c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001910:	4770      	bx	lr
    return 32U;
 8001912:	2320      	movs	r3, #32
 8001914:	e7ea      	b.n	80018ec <LL_GPIO_SetAFPin_8_15+0x10>
 8001916:	2120      	movs	r1, #32
 8001918:	e7f4      	b.n	8001904 <LL_GPIO_SetAFPin_8_15+0x28>

0800191a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800191a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800191c:	4607      	mov	r7, r0
 800191e:	460e      	mov	r6, r1
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001920:	680d      	ldr	r5, [r1, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001922:	fa95 f5a5 	rbit	r5, r5
  if (value == 0U)
 8001926:	b115      	cbz	r5, 800192e <LL_GPIO_Init+0x14>
  return __builtin_clz(value);
 8001928:	fab5 f585 	clz	r5, r5
 800192c:	e01b      	b.n	8001966 <LL_GPIO_Init+0x4c>
    return 32U;
 800192e:	2520      	movs	r5, #32

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8001930:	e019      	b.n	8001966 <LL_GPIO_Init+0x4c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001932:	68b2      	ldr	r2, [r6, #8]
 8001934:	4621      	mov	r1, r4
 8001936:	4638      	mov	r0, r7
 8001938:	f7ff ff76 	bl	8001828 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800193c:	6832      	ldr	r2, [r6, #0]
 800193e:	68f1      	ldr	r1, [r6, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	ea23 0302 	bic.w	r3, r3, r2
 8001946:	fb01 f202 	mul.w	r2, r1, r2
 800194a:	4313      	orrs	r3, r2
 800194c:	607b      	str	r3, [r7, #4]
}
 800194e:	e016      	b.n	800197e <LL_GPIO_Init+0x64>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001950:	6972      	ldr	r2, [r6, #20]
 8001952:	4621      	mov	r1, r4
 8001954:	4638      	mov	r0, r7
 8001956:	f7ff ffc1 	bl	80018dc <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800195a:	6872      	ldr	r2, [r6, #4]
 800195c:	4621      	mov	r1, r4
 800195e:	4638      	mov	r0, r7
 8001960:	f7ff ff44 	bl	80017ec <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001964:	3501      	adds	r5, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8001966:	6834      	ldr	r4, [r6, #0]
 8001968:	fa34 f205 	lsrs.w	r2, r4, r5
 800196c:	d01d      	beq.n	80019aa <LL_GPIO_Init+0x90>
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800196e:	2201      	movs	r2, #1
 8001970:	40aa      	lsls	r2, r5
    if (currentpin != 0U)
 8001972:	4014      	ands	r4, r2
 8001974:	d0f6      	beq.n	8001964 <LL_GPIO_Init+0x4a>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001976:	6873      	ldr	r3, [r6, #4]
 8001978:	3b01      	subs	r3, #1
 800197a:	2b01      	cmp	r3, #1
 800197c:	d9d9      	bls.n	8001932 <LL_GPIO_Init+0x18>
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800197e:	6932      	ldr	r2, [r6, #16]
 8001980:	4621      	mov	r1, r4
 8001982:	4638      	mov	r0, r7
 8001984:	f7ff ff6e 	bl	8001864 <LL_GPIO_SetPinPull>
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001988:	6873      	ldr	r3, [r6, #4]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d1e5      	bne.n	800195a <LL_GPIO_Init+0x40>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198e:	fa94 f3a4 	rbit	r3, r4
  if (value == 0U)
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0dc      	beq.n	8001950 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8001996:	fab3 f383 	clz	r3, r3
        if (POSITION_VAL(currentpin) < 8U)
 800199a:	2b07      	cmp	r3, #7
 800199c:	d8d8      	bhi.n	8001950 <LL_GPIO_Init+0x36>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800199e:	6972      	ldr	r2, [r6, #20]
 80019a0:	4621      	mov	r1, r4
 80019a2:	4638      	mov	r0, r7
 80019a4:	f7ff ff7c 	bl	80018a0 <LL_GPIO_SetAFPin_0_7>
 80019a8:	e7d7      	b.n	800195a <LL_GPIO_Init+0x40>
  }

  return (SUCCESS);
}
 80019aa:	2000      	movs	r0, #0
 80019ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019ae <memset>:
 80019ae:	4402      	add	r2, r0
 80019b0:	4603      	mov	r3, r0
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d100      	bne.n	80019b8 <memset+0xa>
 80019b6:	4770      	bx	lr
 80019b8:	f803 1b01 	strb.w	r1, [r3], #1
 80019bc:	e7f9      	b.n	80019b2 <memset+0x4>
	...

080019c0 <__libc_init_array>:
 80019c0:	b570      	push	{r4, r5, r6, lr}
 80019c2:	4d0d      	ldr	r5, [pc, #52]	@ (80019f8 <__libc_init_array+0x38>)
 80019c4:	2600      	movs	r6, #0
 80019c6:	4c0d      	ldr	r4, [pc, #52]	@ (80019fc <__libc_init_array+0x3c>)
 80019c8:	1b64      	subs	r4, r4, r5
 80019ca:	10a4      	asrs	r4, r4, #2
 80019cc:	42a6      	cmp	r6, r4
 80019ce:	d109      	bne.n	80019e4 <__libc_init_array+0x24>
 80019d0:	4d0b      	ldr	r5, [pc, #44]	@ (8001a00 <__libc_init_array+0x40>)
 80019d2:	2600      	movs	r6, #0
 80019d4:	4c0b      	ldr	r4, [pc, #44]	@ (8001a04 <__libc_init_array+0x44>)
 80019d6:	f000 f817 	bl	8001a08 <_init>
 80019da:	1b64      	subs	r4, r4, r5
 80019dc:	10a4      	asrs	r4, r4, #2
 80019de:	42a6      	cmp	r6, r4
 80019e0:	d105      	bne.n	80019ee <__libc_init_array+0x2e>
 80019e2:	bd70      	pop	{r4, r5, r6, pc}
 80019e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80019e8:	3601      	adds	r6, #1
 80019ea:	4798      	blx	r3
 80019ec:	e7ee      	b.n	80019cc <__libc_init_array+0xc>
 80019ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80019f2:	3601      	adds	r6, #1
 80019f4:	4798      	blx	r3
 80019f6:	e7f2      	b.n	80019de <__libc_init_array+0x1e>
 80019f8:	08001a30 	.word	0x08001a30
 80019fc:	08001a30 	.word	0x08001a30
 8001a00:	08001a30 	.word	0x08001a30
 8001a04:	08001a34 	.word	0x08001a34

08001a08 <_init>:
 8001a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a0a:	bf00      	nop
 8001a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a0e:	bc08      	pop	{r3}
 8001a10:	469e      	mov	lr, r3
 8001a12:	4770      	bx	lr

08001a14 <_fini>:
 8001a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a16:	bf00      	nop
 8001a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a1a:	bc08      	pop	{r3}
 8001a1c:	469e      	mov	lr, r3
 8001a1e:	4770      	bx	lr
