#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 11 12:23:29 2018
# Process ID: 10344
# Current directory: C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5348 C:\Users\Dhruv Sandesara\Desktop\Lab5\Lab5_Part1\Lab5_Part1.xpr
# Log file: C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/vivado.log
# Journal file: C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 730.418 ; gain = 61.688
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 11 12:24:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.runs/synth_1/runme.log
[Wed Apr 11 12:24:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RCA_4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 835.285 ; gain = 71.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RCA_4bits' [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/RCA_4bits.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'register_logic' [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/register_logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'register_logic' (2#1) [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/register_logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'RCA_4bits' (3#1) [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/RCA_4bits.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 874.453 ; gain = 110.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 874.453 ; gain = 110.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.668 ; gain = 463.996
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1227.668 ; gain = 463.996
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A378ECA
set_property PROGRAM.FILE {C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.runs/impl_1/RCA_4bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part1/Lab5_Part1.runs/impl_1/RCA_4bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 12:30:37 2018...
