Determining the location of the ModelSim executable...

Using: /home/leorb/intelFPGA/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TopDE -c TopDE --vector_source="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.vwf" --testbench_file="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/Uniciclo.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Jul  2 11:59:54 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TopDE -c TopDE --vector_source=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.vwf --testbench_file=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/Uniciclo.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
ench files
Ignoring output pin "PC[1]" in vector source file when writing test bench files
or source file when writing test bench files
 source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/" TopDE -c TopDE

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Jul  2 11:59:57 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/ TopDE -c TopDEWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file TopDE.vo in folder "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 716 megabytes    Info: Processing ended: Sun Jul  2 12:00:01 2023    Info: Elapsed time: 00:00:04    Info: Total CPU time (on all processors): 00:00:04
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/TopDE.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/leorb/intelFPGA/20.1/modelsim_ase/linuxaloem/vsim -c -do TopDE.do

Reading pref.tcl
# 2020.1
# do TopDE.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:02 on Jul 02,2023# vlog -work work TopDE.vo 
# -- Compiling module Uniciclo
# 
# Top level modules:# 	Uniciclo# End time: 12:00:03 on Jul 02,2023, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:03 on Jul 02,2023# vlog -work work Uniciclo.vwf.vt 
# -- Compiling module Uniciclo_vlg_vec_tst
# # Top level modules:# 	Uniciclo_vlg_vec_tst
# End time: 12:00:03 on Jul 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Uniciclo_vlg_vec_tst # Start time: 12:00:03 on Jul 02,2023# Loading work.Uniciclo_vlg_vec_tst# Loading work.Uniciclo# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_lcell_comb# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_jtag# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 15, found 11.#    Time: 0 ps  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst/i1 File: Uniciclo.vwf.vt Line: 47# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tms'.# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tck'.# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.# ** Warning: (vsim-3722) Uniciclo.vwf.vt(47): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.#    Time: 0 ps  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst/i1/altera_internal_jtag File: TopDE.vo Line: 7582# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'ntrst'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'corectl'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'ntdopinena'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tckcore'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tdicore'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tmscore'.# ** Warning: (vsim-3722) TopDE.vo(7582): [TFMPC] - Missing connection for port 'tdocore'.# ** Warning: Design size of 20632 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 5830001 ps
# Simulation time: 12910001 ps
# Simulation time: 12910001 ps
# Simulation time: 12910001 ps
# Simulation time: 12910001 ps
# ** Note: $finish    : Uniciclo.vwf.vt(63)#    Time: 20 us  Iteration: 0  Instance: /Uniciclo_vlg_vec_tst
# End time: 12:00:55 on Jul 02,2023, Elapsed time: 0:00:52# Errors: 0, Warnings: 14
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.vwf...

Reading /home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/TopDE.msim.vcd...

Processing channel transitions... 

Warning: regt1[31] - signal not found in VCD.

Warning: regt1[30] - signal not found in VCD.

Warning: regt1[29] - signal not found in VCD.

Warning: regt1[28] - signal not found in VCD.

Warning: regt1[27] - signal not found in VCD.

Warning: regt1[26] - signal not found in VCD.

Warning: regt1[25] - signal not found in VCD.

Warning: regt1[24] - signal not found in VCD.

Warning: regt1[23] - signal not found in VCD.

Warning: regt1[22] - signal not found in VCD.

Warning: regt1[21] - signal not found in VCD.

Warning: regt1[20] - signal not found in VCD.

Warning: regt1[19] - signal not found in VCD.

Warning: regt1[18] - signal not found in VCD.

Warning: regt1[17] - signal not found in VCD.

Warning: regt1[16] - signal not found in VCD.

Warning: regt1[15] - signal not found in VCD.

Warning: regt1[14] - signal not found in VCD.

Warning: regt1[13] - signal not found in VCD.

Warning: regt1[12] - signal not found in VCD.

Warning: regt1[11] - signal not found in VCD.

Warning: regt1[10] - signal not found in VCD.

Warning: regt1[9] - signal not found in VCD.

Warning: regt1[8] - signal not found in VCD.

Warning: regt1[7] - signal not found in VCD.

Warning: regt1[6] - signal not found in VCD.

Warning: regt1[5] - signal not found in VCD.

Warning: regt1[4] - signal not found in VCD.

Warning: regt1[3] - signal not found in VCD.

Warning: regt1[2] - signal not found in VCD.

Warning: regt1[1] - signal not found in VCD.

Warning: regt1[0] - signal not found in VCD.

Warning: regt3[31] - signal not found in VCD.

Warning: regt3[30] - signal not found in VCD.

Warning: regt3[29] - signal not found in VCD.

Warning: regt3[28] - signal not found in VCD.

Warning: regt3[27] - signal not found in VCD.

Warning: regt3[26] - signal not found in VCD.

Warning: regt3[25] - signal not found in VCD.

Warning: regt3[24] - signal not found in VCD.

Warning: regt3[23] - signal not found in VCD.

Warning: regt3[22] - signal not found in VCD.

Warning: regt3[21] - signal not found in VCD.

Warning: regt3[20] - signal not found in VCD.

Warning: regt3[19] - signal not found in VCD.

Warning: regt3[18] - signal not found in VCD.

Warning: regt3[17] - signal not found in VCD.

Warning: regt3[16] - signal not found in VCD.

Warning: regt3[15] - signal not found in VCD.

Warning: regt3[14] - signal not found in VCD.

Warning: regt3[13] - signal not found in VCD.

Warning: regt3[12] - signal not found in VCD.

Warning: regt3[11] - signal not found in VCD.

Warning: regt3[10] - signal not found in VCD.

Warning: regt3[9] - signal not found in VCD.

Warning: regt3[8] - signal not found in VCD.

Warning: regt3[7] - signal not found in VCD.

Warning: regt3[6] - signal not found in VCD.

Warning: regt3[5] - signal not found in VCD.

Warning: regt3[4] - signal not found in VCD.

Warning: regt3[3] - signal not found in VCD.

Warning: regt3[2] - signal not found in VCD.

Warning: regt3[1] - signal not found in VCD.

Warning: regt3[0] - signal not found in VCD.

Writing the resulting VWF to /home/leorb/UnB/5º_semestre/OAC/Lab/Lab3/Uniciclo_RV32Red_restored/simulation/qsim/TopDE_20230702120055.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.