\doxysection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~(0x08000000\+UL)
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~(0x20000000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~(0x20014000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+BASE}~(0x10000000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~(0x40000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BASE}~(0x60000000\+UL)
\item 
\#define \textbf{ QSPI\+\_\+\+BASE}~(0x90000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+R\+\_\+\+BASE}~(0x\+A0000000\+UL)
\item 
\#define \textbf{ QSPI\+\_\+\+R\+\_\+\+BASE}~(0x\+A0001000\+UL)
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~(0x22000000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~(0x22280000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+BB\+\_\+\+BASE}~(0x22300000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~(0x42000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM1\+\_\+\+SIZE\+\_\+\+MAX}~(0x00014000\+UL)
\item 
\#define \textbf{ SRAM2\+\_\+\+SIZE}~(0x00004000\+UL)
\item 
\#define \textbf{ CCMSRAM\+\_\+\+SIZE}~(0x00008000\+UL)
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000\+UL)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x08000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1}~\textbf{ FMC\+\_\+\+BASE}
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+1}~FMC\+\_\+\+BANK1
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+2}~(FMC\+\_\+\+BANK1 + 0x04000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+3}~(FMC\+\_\+\+BANK1 + 0x08000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK1\+\_\+4}~(FMC\+\_\+\+BANK1 + 0x0\+C000000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+BANK3}~(\textbf{ FMC\+\_\+\+BASE}  + 0x20000000\+UL)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ CRS\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define \textbf{ USB\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define \textbf{ USB\+\_\+\+PMAADDR}~(APB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define \textbf{ FDCAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define \textbf{ FDCAN\+\_\+\+CONFIG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6500\+UL)
\item 
\#define \textbf{ FDCAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \textbf{ FDCAN3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define \textbf{ LPTIM1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\#define \textbf{ LPUART1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define \textbf{ I2\+C4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8400\+UL)
\item 
\#define \textbf{ UCPD1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)
\item 
\#define \textbf{ SRAMCAN\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A400\+UL)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ VREFBUF\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ COMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define \textbf{ COMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0204\+UL)
\item 
\#define \textbf{ COMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0208\+UL)
\item 
\#define \textbf{ COMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x020\+CUL)
\item 
\#define \textbf{ COMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0210\+UL)
\item 
\#define \textbf{ COMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0214\+UL)
\item 
\#define \textbf{ COMP7\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0218\+UL)
\item 
\#define \textbf{ OPAMP\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ OPAMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ OPAMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0304\+UL)
\item 
\#define \textbf{ OPAMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0308\+UL)
\item 
\#define \textbf{ OPAMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x030\+CUL)
\item 
\#define \textbf{ OPAMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0310\+UL)
\item 
\#define \textbf{ OPAMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0314\+UL)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define \textbf{ SPI4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define \textbf{ TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \textbf{ TIM16\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \textbf{ TIM17\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define \textbf{ TIM20\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define \textbf{ SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMA\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMB\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMC\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0180\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMD\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIME\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0280\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+TIMF\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \textbf{ HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0380\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ CORDIC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ FMAC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel8\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMA2\+\_\+\+Channel8\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x000\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0010\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0014\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0018\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0020\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0028\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x002\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0034\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0038\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x003\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0108\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x010\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000000\+UL)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000100\+UL)
\item 
\#define \textbf{ ADC12\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000300\+UL)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000400\+UL)
\item 
\#define \textbf{ ADC4\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000500\+UL)
\item 
\#define \textbf{ ADC5\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000600\+UL)
\item 
\#define \textbf{ ADC345\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000700\+UL)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define \textbf{ DAC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define \textbf{ DAC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000\+C00\+UL)
\item 
\#define \textbf{ DAC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001000\+UL)
\item 
\#define \textbf{ DAC4\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001400\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0000\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0104\+UL)
\item 
\#define \textbf{ FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0080\+UL)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08060800\+UL)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~(0x\+E0042000\+UL)
\item 
\#define \textbf{ PACKAGE\+\_\+\+BASE}~(0x1\+FFF7500\+UL)
\item 
\#define \textbf{ UID\+\_\+\+BASE}~(0x1\+FFF7590\+UL)
\item 
\#define \textbf{ FLASHSIZE\+\_\+\+BASE}~(0x1\+FFF75\+E0\+UL)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC12\_COMMON\_BASE@{ADC12\_COMMON\_BASE}}
\index{ADC12\_COMMON\_BASE@{ADC12\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC12\_COMMON\_BASE}
{\footnotesize\ttfamily \#define ADC12\+\_\+\+COMMON\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000300\+UL)}



Definition at line \textbf{ 1305} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC1\_BASE}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000000\+UL)}



Definition at line \textbf{ 1303} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC2\_BASE}
{\footnotesize\ttfamily \#define ADC2\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000100\+UL)}



Definition at line \textbf{ 1304} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad3c37069aa4e54f02165c9c9165bb73b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC345\_COMMON\_BASE@{ADC345\_COMMON\_BASE}}
\index{ADC345\_COMMON\_BASE@{ADC345\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC345\_COMMON\_BASE}
{\footnotesize\ttfamily \#define ADC345\+\_\+\+COMMON\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000700\+UL)}



Definition at line \textbf{ 1309} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_BASE@{ADC3\_BASE}}
\index{ADC3\_BASE@{ADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC3\_BASE}
{\footnotesize\ttfamily \#define ADC3\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000400\+UL)}



Definition at line \textbf{ 1306} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac61de2ec7005fd7da840006e92996020}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC4\_BASE@{ADC4\_BASE}}
\index{ADC4\_BASE@{ADC4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC4\_BASE}
{\footnotesize\ttfamily \#define ADC4\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000500\+UL)}



Definition at line \textbf{ 1307} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga0c2b9767c0c5436ab48ca7da7ee6f21f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC5\_BASE@{ADC5\_BASE}}
\index{ADC5\_BASE@{ADC5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{ADC5\_BASE}
{\footnotesize\ttfamily \#define ADC5\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000600\+UL)}



Definition at line \textbf{ 1308} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{AHB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB1\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)}



Definition at line \textbf{ 1158} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{AHB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x08000000\+UL)}



Definition at line \textbf{ 1159} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{APB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB1\+PERIPH\+\_\+\+BASE~\textbf{ PERIPH\+\_\+\+BASE}}



Definition at line \textbf{ 1156} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{APB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000\+UL)}



Definition at line \textbf{ 1157} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf185d384fb3e0c211eb8a068ccece389}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_BASE@{CCMSRAM\_BASE}}
\index{CCMSRAM\_BASE@{CCMSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CCMSRAM\_BASE}
{\footnotesize\ttfamily \#define CCMSRAM\+\_\+\+BASE~(0x10000000\+UL)}

CCMSRAM(32 KB) base address 

Definition at line \textbf{ 1136} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga2b55f4c138962d1f922317383c9f8633}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_BB\_BASE@{CCMSRAM\_BB\_BASE}}
\index{CCMSRAM\_BB\_BASE@{CCMSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CCMSRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define CCMSRAM\+\_\+\+BB\+\_\+\+BASE~(0x22300000\+UL)}

CCMSRAM(32 KB) base address in the bit-\/band region 

Definition at line \textbf{ 1145} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1e33550fc0c4eca93be3799322bb9816}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMSRAM\_SIZE@{CCMSRAM\_SIZE}}
\index{CCMSRAM\_SIZE@{CCMSRAM\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CCMSRAM\_SIZE}
{\footnotesize\ttfamily \#define CCMSRAM\+\_\+\+SIZE~(0x00008000\+UL)}

CCMSRAM size (32 KBytes) Peripheral memory map 

Definition at line \textbf{ 1155} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP1\_BASE@{COMP1\_BASE}}
\index{COMP1\_BASE@{COMP1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP1\_BASE}
{\footnotesize\ttfamily \#define COMP1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)}



Definition at line \textbf{ 1205} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP2\_BASE@{COMP2\_BASE}}
\index{COMP2\_BASE@{COMP2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP2\_BASE}
{\footnotesize\ttfamily \#define COMP2\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0204\+UL)}



Definition at line \textbf{ 1206} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa6b3ff76025f6386ee209c1bdb340dc6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP3\_BASE@{COMP3\_BASE}}
\index{COMP3\_BASE@{COMP3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP3\_BASE}
{\footnotesize\ttfamily \#define COMP3\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0208\+UL)}



Definition at line \textbf{ 1207} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae765c109890bab4e790212ac88e21614}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP4\_BASE@{COMP4\_BASE}}
\index{COMP4\_BASE@{COMP4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP4\_BASE}
{\footnotesize\ttfamily \#define COMP4\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x020\+CUL)}



Definition at line \textbf{ 1208} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga73db04a7b961121e6e753a8d24fb38ec}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP5\_BASE@{COMP5\_BASE}}
\index{COMP5\_BASE@{COMP5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP5\_BASE}
{\footnotesize\ttfamily \#define COMP5\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0210\+UL)}



Definition at line \textbf{ 1209} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga13db28c300cdbbec4837aed842666526}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP6\_BASE@{COMP6\_BASE}}
\index{COMP6\_BASE@{COMP6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP6\_BASE}
{\footnotesize\ttfamily \#define COMP6\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0214\+UL)}



Definition at line \textbf{ 1210} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaae764301a186ecdd8d2244819aeff11a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!COMP7\_BASE@{COMP7\_BASE}}
\index{COMP7\_BASE@{COMP7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{COMP7\_BASE}
{\footnotesize\ttfamily \#define COMP7\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0218\+UL)}



Definition at line \textbf{ 1211} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CORDIC\_BASE@{CORDIC\_BASE}}
\index{CORDIC\_BASE@{CORDIC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CORDIC\_BASE}
{\footnotesize\ttfamily \#define CORDIC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)}



Definition at line \textbf{ 1246} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CRC\_BASE}
{\footnotesize\ttfamily \#define CRC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \textbf{ 1250} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRS\_BASE@{CRS\_BASE}}
\index{CRS\_BASE@{CRS\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{CRS\_BASE}
{\footnotesize\ttfamily \#define CRS\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)}



Definition at line \textbf{ 1175} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC1\_BASE@{DAC1\_BASE}}
\index{DAC1\_BASE@{DAC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DAC1\_BASE}
{\footnotesize\ttfamily \#define DAC1\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)}



Definition at line \textbf{ 1312} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC2\_BASE@{DAC2\_BASE}}
\index{DAC2\_BASE@{DAC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DAC2\_BASE}
{\footnotesize\ttfamily \#define DAC2\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000\+C00\+UL)}



Definition at line \textbf{ 1313} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa8decdbc2df68ec1685a947e2a303344}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC3\_BASE@{DAC3\_BASE}}
\index{DAC3\_BASE@{DAC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DAC3\_BASE}
{\footnotesize\ttfamily \#define DAC3\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001000\+UL)}



Definition at line \textbf{ 1314} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6421f9d21007d3e760a9a165c9febf33}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC4\_BASE@{DAC4\_BASE}}
\index{DAC4\_BASE@{DAC4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DAC4\_BASE}
{\footnotesize\ttfamily \#define DAC4\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001400\+UL)}

FMC Banks registers base address 

Definition at line \textbf{ 1317} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DAC\_BASE}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)}



Definition at line \textbf{ 1311} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DBGMCU\_BASE}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~(0x\+E0042000\+UL)}



Definition at line \textbf{ 1323} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE)}



Definition at line \textbf{ 1243} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}}
\index{DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0008\+UL)}



Definition at line \textbf{ 1252} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}}
\index{DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel2\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x001\+CUL)}



Definition at line \textbf{ 1253} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}}
\index{DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel3\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0030\+UL)}



Definition at line \textbf{ 1254} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}}
\index{DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel4\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0044\+UL)}



Definition at line \textbf{ 1255} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}}
\index{DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel5\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0058\+UL)}



Definition at line \textbf{ 1256} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel6\_BASE@{DMA1\_Channel6\_BASE}}
\index{DMA1\_Channel6\_BASE@{DMA1\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel6\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x006\+CUL)}



Definition at line \textbf{ 1257} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel7\_BASE@{DMA1\_Channel7\_BASE}}
\index{DMA1\_Channel7\_BASE@{DMA1\_Channel7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel7\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0080\+UL)}



Definition at line \textbf{ 1258} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga3009fa2dfd9b97c71f5aa39e6a5bd59c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel8\_BASE@{DMA1\_Channel8\_BASE}}
\index{DMA1\_Channel8\_BASE@{DMA1\_Channel8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA1\_Channel8\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel8\+\_\+\+BASE~(DMA1\+\_\+\+BASE + 0x0094\+UL)}



Definition at line \textbf{ 1259} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \textbf{ 1244} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel1\_BASE@{DMA2\_Channel1\_BASE}}
\index{DMA2\_Channel1\_BASE@{DMA2\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel1\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0008\+UL)}



Definition at line \textbf{ 1261} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel2\_BASE@{DMA2\_Channel2\_BASE}}
\index{DMA2\_Channel2\_BASE@{DMA2\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x001\+CUL)}



Definition at line \textbf{ 1262} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel3\_BASE@{DMA2\_Channel3\_BASE}}
\index{DMA2\_Channel3\_BASE@{DMA2\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel3\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0030\+UL)}



Definition at line \textbf{ 1263} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel4\_BASE@{DMA2\_Channel4\_BASE}}
\index{DMA2\_Channel4\_BASE@{DMA2\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel4\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0044\+UL)}



Definition at line \textbf{ 1264} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel5\_BASE@{DMA2\_Channel5\_BASE}}
\index{DMA2\_Channel5\_BASE@{DMA2\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel5\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0058\+UL)}



Definition at line \textbf{ 1265} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel6\_BASE@{DMA2\_Channel6\_BASE}}
\index{DMA2\_Channel6\_BASE@{DMA2\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel6\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x006\+CUL)}



Definition at line \textbf{ 1266} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel7\_BASE@{DMA2\_Channel7\_BASE}}
\index{DMA2\_Channel7\_BASE@{DMA2\_Channel7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel7\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0080\+UL)}



Definition at line \textbf{ 1267} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga8f50cd78f8fcff55e00c1947440a44e7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Channel8\_BASE@{DMA2\_Channel8\_BASE}}
\index{DMA2\_Channel8\_BASE@{DMA2\_Channel8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMA2\_Channel8\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel8\+\_\+\+BASE~(DMA2\+\_\+\+BASE + 0x0094\+UL)}



Definition at line \textbf{ 1268} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_BASE@{DMAMUX1\_BASE}}
\index{DMAMUX1\_BASE@{DMAMUX1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)}



Definition at line \textbf{ 1245} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}}
\index{DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel0\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE)}



Definition at line \textbf{ 1270} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel10\_BASE@{DMAMUX1\_Channel10\_BASE}}
\index{DMAMUX1\_Channel10\_BASE@{DMAMUX1\_Channel10\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel10\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0028\+UL)}



Definition at line \textbf{ 1280} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel11\_BASE@{DMAMUX1\_Channel11\_BASE}}
\index{DMAMUX1\_Channel11\_BASE@{DMAMUX1\_Channel11\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel11\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x002\+CUL)}



Definition at line \textbf{ 1281} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel12\_BASE@{DMAMUX1\_Channel12\_BASE}}
\index{DMAMUX1\_Channel12\_BASE@{DMAMUX1\_Channel12\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel12\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0030\+UL)}



Definition at line \textbf{ 1282} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel13\_BASE@{DMAMUX1\_Channel13\_BASE}}
\index{DMAMUX1\_Channel13\_BASE@{DMAMUX1\_Channel13\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel13\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0034\+UL)}



Definition at line \textbf{ 1283} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1efff23262ba37c0dde7508a22d9396b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel14\_BASE@{DMAMUX1\_Channel14\_BASE}}
\index{DMAMUX1\_Channel14\_BASE@{DMAMUX1\_Channel14\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel14\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0038\+UL)}



Definition at line \textbf{ 1284} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga751a40ee0e9a41e00cfb2a67e5ad56fa}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel15\_BASE@{DMAMUX1\_Channel15\_BASE}}
\index{DMAMUX1\_Channel15\_BASE@{DMAMUX1\_Channel15\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel15\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x003\+CUL)}



Definition at line \textbf{ 1285} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}}
\index{DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0004\+UL)}



Definition at line \textbf{ 1271} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}}
\index{DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel2\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0008\+UL)}



Definition at line \textbf{ 1272} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}}
\index{DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel3\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x000\+CUL)}



Definition at line \textbf{ 1273} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}}
\index{DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel4\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0010\+UL)}



Definition at line \textbf{ 1274} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel5\_BASE@{DMAMUX1\_Channel5\_BASE}}
\index{DMAMUX1\_Channel5\_BASE@{DMAMUX1\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel5\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0014\+UL)}



Definition at line \textbf{ 1275} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel6\_BASE@{DMAMUX1\_Channel6\_BASE}}
\index{DMAMUX1\_Channel6\_BASE@{DMAMUX1\_Channel6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel6\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0018\+UL)}



Definition at line \textbf{ 1276} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel7\_BASE@{DMAMUX1\_Channel7\_BASE}}
\index{DMAMUX1\_Channel7\_BASE@{DMAMUX1\_Channel7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel7\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x001\+CUL)}



Definition at line \textbf{ 1277} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel8\_BASE@{DMAMUX1\_Channel8\_BASE}}
\index{DMAMUX1\_Channel8\_BASE@{DMAMUX1\_Channel8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel8\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0020\+UL)}



Definition at line \textbf{ 1278} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel9\_BASE@{DMAMUX1\_Channel9\_BASE}}
\index{DMAMUX1\_Channel9\_BASE@{DMAMUX1\_Channel9\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_Channel9\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0024\+UL)}



Definition at line \textbf{ 1279} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}}
\index{DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_ChannelStatus\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0080\+UL)}



Definition at line \textbf{ 1291} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}}
\index{DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_RequestGenerator0\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0100\+UL)}



Definition at line \textbf{ 1286} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}}
\index{DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_RequestGenerator1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0104\+UL)}



Definition at line \textbf{ 1287} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}}
\index{DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_RequestGenerator2\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0108\+UL)}



Definition at line \textbf{ 1288} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}}
\index{DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_RequestGenerator3\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x010\+CUL)}



Definition at line \textbf{ 1289} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}}
\index{DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{DMAMUX1\_RequestGenStatus\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE~(DMAMUX1\+\_\+\+BASE + 0x0140\+UL)}

AHB2 peripherals 

Definition at line \textbf{ 1294} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{EXTI\_BASE}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \textbf{ 1220} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN1\_BASE@{FDCAN1\_BASE}}
\index{FDCAN1\_BASE@{FDCAN1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FDCAN1\_BASE}
{\footnotesize\ttfamily \#define FDCAN1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)}



Definition at line \textbf{ 1190} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga54ec1e04435c06655e5e4f0a6ffd41ac}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN2\_BASE@{FDCAN2\_BASE}}
\index{FDCAN2\_BASE@{FDCAN2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FDCAN2\_BASE}
{\footnotesize\ttfamily \#define FDCAN2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)}



Definition at line \textbf{ 1192} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga93268cdb637a44478e062ee93ee02126}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN3\_BASE@{FDCAN3\_BASE}}
\index{FDCAN3\_BASE@{FDCAN3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FDCAN3\_BASE}
{\footnotesize\ttfamily \#define FDCAN3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)}



Definition at line \textbf{ 1193} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FDCAN\_CONFIG\_BASE@{FDCAN\_CONFIG\_BASE}}
\index{FDCAN\_CONFIG\_BASE@{FDCAN\_CONFIG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FDCAN\_CONFIG\_BASE}
{\footnotesize\ttfamily \#define FDCAN\+\_\+\+CONFIG\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x6500\+UL)}

FDCAN configuration registers base address 

Definition at line \textbf{ 1191} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FLASH\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~(0x08000000\+UL)}

FLASH (up to 512 kB) base address 

Definition at line \textbf{ 1133} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FLASH\_R\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)}



Definition at line \textbf{ 1249} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FLASHSIZE\_BASE}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE~(0x1\+FFF75\+E0\+UL)}

Flash size data register base address ~\newline
 

Definition at line \textbf{ 1327} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga17cca180bbbde210175d4c05c74a93a3}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMAC\_BASE@{FMAC\_BASE}}
\index{FMAC\_BASE@{FMAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMAC\_BASE}
{\footnotesize\ttfamily \#define FMAC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \textbf{ 1248} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga34a32a0989512d378cc0defeac3724c4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK1@{FMC\_BANK1}}
\index{FMC\_BANK1@{FMC\_BANK1}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK1}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK1~\textbf{ FMC\+\_\+\+BASE}}



Definition at line \textbf{ 1161} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga3d0a486f41f900e6b3893a8292f265e1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK1\_1@{FMC\_BANK1\_1}}
\index{FMC\_BANK1\_1@{FMC\_BANK1\_1}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK1\_1}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK1\+\_\+1~FMC\+\_\+\+BANK1}



Definition at line \textbf{ 1162} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga73081370ebdffd5bcd6feecf7e8a3127}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK1\_2@{FMC\_BANK1\_2}}
\index{FMC\_BANK1\_2@{FMC\_BANK1\_2}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK1\_2}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK1\+\_\+2~(FMC\+\_\+\+BANK1 + 0x04000000\+UL)}



Definition at line \textbf{ 1163} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gafc0bd182385fb6310ec4432e7744fe39}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK1\_3@{FMC\_BANK1\_3}}
\index{FMC\_BANK1\_3@{FMC\_BANK1\_3}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK1\_3}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK1\+\_\+3~(FMC\+\_\+\+BANK1 + 0x08000000\+UL)}



Definition at line \textbf{ 1164} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa412a2d48de98390c8e616b8560bacfa}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK1\_4@{FMC\_BANK1\_4}}
\index{FMC\_BANK1\_4@{FMC\_BANK1\_4}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK1\_4}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK1\+\_\+4~(FMC\+\_\+\+BANK1 + 0x0\+C000000\+UL)}



Definition at line \textbf{ 1165} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_Bank1\_R\_BASE@{FMC\_Bank1\_R\_BASE}}
\index{FMC\_Bank1\_R\_BASE@{FMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_Bank1\_R\_BASE}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0000\+UL)}



Definition at line \textbf{ 1318} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_Bank1E\_R\_BASE@{FMC\_Bank1E\_R\_BASE}}
\index{FMC\_Bank1E\_R\_BASE@{FMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_Bank1E\_R\_BASE}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0104\+UL)}



Definition at line \textbf{ 1319} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga0ade3350b211c3cb0839dd0955f52691}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BANK3@{FMC\_BANK3}}
\index{FMC\_BANK3@{FMC\_BANK3}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BANK3}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BANK3~(\textbf{ FMC\+\_\+\+BASE}  + 0x20000000\+UL)}

APB1 peripherals 

Definition at line \textbf{ 1168} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_Bank3\_R\_BASE@{FMC\_Bank3\_R\_BASE}}
\index{FMC\_Bank3\_R\_BASE@{FMC\_Bank3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_Bank3\_R\_BASE}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE~(\textbf{ FMC\+\_\+\+R\+\_\+\+BASE} + 0x0080\+UL)}



Definition at line \textbf{ 1320} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_BASE@{FMC\_BASE}}
\index{FMC\_BASE@{FMC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_BASE}
{\footnotesize\ttfamily \#define FMC\+\_\+\+BASE~(0x60000000\+UL)}

FMC base address 

Definition at line \textbf{ 1138} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{FMC\_R\_BASE}
{\footnotesize\ttfamily \#define FMC\+\_\+\+R\+\_\+\+BASE~(0x\+A0000000\+UL)}

FMC control registers base address 

Definition at line \textbf{ 1141} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOA\_BASE}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \textbf{ 1295} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOB\_BASE}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \textbf{ 1296} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOC\_BASE}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x0800\+UL)}



Definition at line \textbf{ 1297} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOD\_BASE}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)}



Definition at line \textbf{ 1298} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOE\_BASE}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \textbf{ 1299} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOF\_BASE}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \textbf{ 1300} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{GPIOG\_BASE}
{\footnotesize\ttfamily \#define GPIOG\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)}



Definition at line \textbf{ 1301} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1224e4c4295ab9c1d8699dc404a6a2ad}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_BASE@{HRTIM1\_BASE}}
\index{HRTIM1\_BASE@{HRTIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x6800\+UL)}



Definition at line \textbf{ 1233} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_COMMON\_BASE@{HRTIM1\_COMMON\_BASE}}
\index{HRTIM1\_COMMON\_BASE@{HRTIM1\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_COMMON\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+COMMON\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0380\+UL)}

AHB1 peripherals 

Definition at line \textbf{ 1242} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad026c82bd693f6704867fd7e52cd71f7}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIMA\_BASE@{HRTIM1\_TIMA\_BASE}}
\index{HRTIM1\_TIMA\_BASE@{HRTIM1\_TIMA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIMA\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMA\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0080\+UL)}



Definition at line \textbf{ 1234} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga9d3854e3d0a2db8ec108ddf0ba106e72}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIMB\_BASE@{HRTIM1\_TIMB\_BASE}}
\index{HRTIM1\_TIMB\_BASE@{HRTIM1\_TIMB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIMB\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMB\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0100\+UL)}



Definition at line \textbf{ 1235} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga77960fb8d664ed4ad9c8a00362a1e258}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIMC\_BASE@{HRTIM1\_TIMC\_BASE}}
\index{HRTIM1\_TIMC\_BASE@{HRTIM1\_TIMC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIMC\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMC\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0180\+UL)}



Definition at line \textbf{ 1236} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7a1056d7c6dc6a624cd603bea10dabcb}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIMD\_BASE@{HRTIM1\_TIMD\_BASE}}
\index{HRTIM1\_TIMD\_BASE@{HRTIM1\_TIMD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIMD\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMD\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0200\+UL)}



Definition at line \textbf{ 1237} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gafd63b718c4bf422dc422c97c8101914c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIME\_BASE@{HRTIM1\_TIME\_BASE}}
\index{HRTIM1\_TIME\_BASE@{HRTIM1\_TIME\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIME\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIME\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0280\+UL)}



Definition at line \textbf{ 1238} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga14bc11457f27068e3a786fcacd28d2b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_TIMF\_BASE@{HRTIM1\_TIMF\_BASE}}
\index{HRTIM1\_TIMF\_BASE@{HRTIM1\_TIMF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{HRTIM1\_TIMF\_BASE}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMF\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x0300\+UL)}



Definition at line \textbf{ 1239} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{I2C1\_BASE}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)}



Definition at line \textbf{ 1186} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{I2C2\_BASE}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)}



Definition at line \textbf{ 1187} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{I2C3\_BASE}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)}



Definition at line \textbf{ 1195} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7a106006e00dffa0b5f5fd91de6f22ef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C4\_BASE@{I2C4\_BASE}}
\index{I2C4\_BASE@{I2C4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{I2C4\_BASE}
{\footnotesize\ttfamily \#define I2\+C4\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x8400\+UL)}



Definition at line \textbf{ 1198} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{IWDG\_BASE}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \textbf{ 1179} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!LPTIM1\_BASE@{LPTIM1\_BASE}}
\index{LPTIM1\_BASE@{LPTIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{LPTIM1\_BASE}
{\footnotesize\ttfamily \#define LPTIM1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)}



Definition at line \textbf{ 1196} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!LPUART1\_BASE@{LPUART1\_BASE}}
\index{LPUART1\_BASE@{LPUART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{LPUART1\_BASE}
{\footnotesize\ttfamily \#define LPUART1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)}



Definition at line \textbf{ 1197} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP1\_BASE@{OPAMP1\_BASE}}
\index{OPAMP1\_BASE@{OPAMP1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP1\_BASE}
{\footnotesize\ttfamily \#define OPAMP1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)}



Definition at line \textbf{ 1213} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP2\_BASE@{OPAMP2\_BASE}}
\index{OPAMP2\_BASE@{OPAMP2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP2\_BASE}
{\footnotesize\ttfamily \#define OPAMP2\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0304\+UL)}



Definition at line \textbf{ 1214} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga77e696ac4313332e724ecc04d09faccd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP3\_BASE@{OPAMP3\_BASE}}
\index{OPAMP3\_BASE@{OPAMP3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP3\_BASE}
{\footnotesize\ttfamily \#define OPAMP3\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0308\+UL)}



Definition at line \textbf{ 1215} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae84a568278e926cb8fab78b2c3cc1ba1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP4\_BASE@{OPAMP4\_BASE}}
\index{OPAMP4\_BASE@{OPAMP4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP4\_BASE}
{\footnotesize\ttfamily \#define OPAMP4\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x030\+CUL)}



Definition at line \textbf{ 1216} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga944077aba09c37accdfc32cec7456445}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP5\_BASE@{OPAMP5\_BASE}}
\index{OPAMP5\_BASE@{OPAMP5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP5\_BASE}
{\footnotesize\ttfamily \#define OPAMP5\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0310\+UL)}



Definition at line \textbf{ 1217} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga1df014a20e87a5c2ba4aa37a6626d1b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP6\_BASE@{OPAMP6\_BASE}}
\index{OPAMP6\_BASE@{OPAMP6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP6\_BASE}
{\footnotesize\ttfamily \#define OPAMP6\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0314\+UL)}



Definition at line \textbf{ 1218} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OPAMP\_BASE@{OPAMP\_BASE}}
\index{OPAMP\_BASE@{OPAMP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{OPAMP\_BASE}
{\footnotesize\ttfamily \#define OPAMP\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)}



Definition at line \textbf{ 1212} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PACKAGE\_BASE}
{\footnotesize\ttfamily \#define PACKAGE\+\_\+\+BASE~(0x1\+FFF7500\+UL)}

Package data register base address ~\newline
 

Definition at line \textbf{ 1325} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PERIPH\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~(0x40000000\+UL)}

Peripheral base address 

Definition at line \textbf{ 1137} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PERIPH\_BB\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~(0x42000000\+UL)}

Peripheral base address in the bit-\/band region 

Definition at line \textbf{ 1146} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{PWR\_BASE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)}



Definition at line \textbf{ 1194} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_BASE@{QSPI\_BASE}}
\index{QSPI\_BASE@{QSPI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{QSPI\_BASE}
{\footnotesize\ttfamily \#define QSPI\+\_\+\+BASE~(0x90000000\+UL)}

QUADSPI memories accessible over AHB base address 

Definition at line \textbf{ 1139} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_R\_BASE@{QSPI\_R\_BASE}}
\index{QSPI\_R\_BASE@{QSPI\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{QSPI\_R\_BASE}
{\footnotesize\ttfamily \#define QSPI\+\_\+\+R\+\_\+\+BASE~(0x\+A0001000\+UL)}

QUADSPI control registers base address 

Definition at line \textbf{ 1142} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{RCC\_BASE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \textbf{ 1247} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{RNG\_BASE}
{\footnotesize\ttfamily \#define RNG\+\_\+\+BASE~(AHB2\+PERIPH\+\_\+\+BASE + 0x08060800\+UL)}



Definition at line \textbf{ 1321} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{RTC\_BASE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)}



Definition at line \textbf{ 1177} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_BASE@{SAI1\_BASE}}
\index{SAI1\_BASE@{SAI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SAI1\_BASE}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x5400\+UL)}



Definition at line \textbf{ 1230} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_Block\_A\_BASE@{SAI1\_Block\_A\_BASE}}
\index{SAI1\_Block\_A\_BASE@{SAI1\_Block\_A\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SAI1\_Block\_A\_BASE}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE~(SAI1\+\_\+\+BASE + 0x0004\+UL)}



Definition at line \textbf{ 1231} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI1\_Block\_B\_BASE@{SAI1\_Block\_B\_BASE}}
\index{SAI1\_Block\_B\_BASE@{SAI1\_Block\_B\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SAI1\_Block\_B\_BASE}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE~(SAI1\+\_\+\+BASE + 0x0024\+UL)}



Definition at line \textbf{ 1232} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SPI1\_BASE}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)}



Definition at line \textbf{ 1222} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SPI2\_BASE}
{\footnotesize\ttfamily \#define SPI2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)}



Definition at line \textbf{ 1180} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SPI3\_BASE}
{\footnotesize\ttfamily \#define SPI3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)}



Definition at line \textbf{ 1181} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI4\_BASE@{SPI4\_BASE}}
\index{SPI4\_BASE@{SPI4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SPI4\_BASE}
{\footnotesize\ttfamily \#define SPI4\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)}



Definition at line \textbf{ 1225} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM1\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~(0x20000000\+UL)}

SRAM1(up to 80 KB) base address 

Definition at line \textbf{ 1134} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM1\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~(0x22000000\+UL)}

SRAM1(80 KB) base address in the bit-\/band region 

Definition at line \textbf{ 1143} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}}
\index{SRAM1\_SIZE\_MAX@{SRAM1\_SIZE\_MAX}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM1\_SIZE\_MAX}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+SIZE\+\_\+\+MAX~(0x00014000\+UL)}

maximum SRAM1 size (up to 80 KBytes) 

Definition at line \textbf{ 1151} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM2\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~(0x20014000\+UL)}

SRAM2(16 KB) base address 

Definition at line \textbf{ 1135} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM2\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BB\+\_\+\+BASE~(0x22280000\+UL)}

SRAM2(16 KB) base address in the bit-\/band region 

Definition at line \textbf{ 1144} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_SIZE@{SRAM2\_SIZE}}
\index{SRAM2\_SIZE@{SRAM2\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM2\_SIZE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+SIZE~(0x00004000\+UL)}

SRAM2 size (16 KBytes) 

Definition at line \textbf{ 1152} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BASE}}



Definition at line \textbf{ 1148} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}}



Definition at line \textbf{ 1149} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gac841dc6530fe6e94407030b44b05cb15}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAMCAN\_BASE@{SRAMCAN\_BASE}}
\index{SRAMCAN\_BASE@{SRAMCAN\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SRAMCAN\_BASE}
{\footnotesize\ttfamily \#define SRAMCAN\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A400\+UL)}

APB2 peripherals 

Definition at line \textbf{ 1202} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{SYSCFG\_BASE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \textbf{ 1203} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TAMP\_BASE@{TAMP\_BASE}}
\index{TAMP\_BASE@{TAMP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TAMP\_BASE}
{\footnotesize\ttfamily \#define TAMP\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)}



Definition at line \textbf{ 1176} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM15\_BASE@{TIM15\_BASE}}
\index{TIM15\_BASE@{TIM15\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM15\_BASE}
{\footnotesize\ttfamily \#define TIM15\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)}



Definition at line \textbf{ 1226} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM16\_BASE@{TIM16\_BASE}}
\index{TIM16\_BASE@{TIM16\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM16\_BASE}
{\footnotesize\ttfamily \#define TIM16\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)}



Definition at line \textbf{ 1227} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM17\_BASE}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)}



Definition at line \textbf{ 1228} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM1\_BASE}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)}



Definition at line \textbf{ 1221} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM20\_BASE@{TIM20\_BASE}}
\index{TIM20\_BASE@{TIM20\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM20\_BASE}
{\footnotesize\ttfamily \#define TIM20\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)}



Definition at line \textbf{ 1229} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM2\_BASE}
{\footnotesize\ttfamily \#define TIM2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)}



Definition at line \textbf{ 1169} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM3\_BASE}
{\footnotesize\ttfamily \#define TIM3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)}



Definition at line \textbf{ 1170} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM4\_BASE}
{\footnotesize\ttfamily \#define TIM4\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)}



Definition at line \textbf{ 1171} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM5\_BASE}
{\footnotesize\ttfamily \#define TIM5\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)}



Definition at line \textbf{ 1172} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM6\_BASE}
{\footnotesize\ttfamily \#define TIM6\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)}



Definition at line \textbf{ 1173} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM7\_BASE}
{\footnotesize\ttfamily \#define TIM7\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)}



Definition at line \textbf{ 1174} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{TIM8\_BASE}
{\footnotesize\ttfamily \#define TIM8\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)}



Definition at line \textbf{ 1223} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{UART4\_BASE}
{\footnotesize\ttfamily \#define UART4\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)}



Definition at line \textbf{ 1184} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART5\_BASE@{UART5\_BASE}}
\index{UART5\_BASE@{UART5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{UART5\_BASE}
{\footnotesize\ttfamily \#define UART5\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)}



Definition at line \textbf{ 1185} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga07a5c4a050d66925226d94afd0c2c4f0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UCPD1\_BASE@{UCPD1\_BASE}}
\index{UCPD1\_BASE@{UCPD1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{UCPD1\_BASE}
{\footnotesize\ttfamily \#define UCPD1\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)}



Definition at line \textbf{ 1199} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{UID\_BASE}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE~(0x1\+FFF7590\+UL)}

Unique device ID register base address 

Definition at line \textbf{ 1326} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{USART1\_BASE}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)}



Definition at line \textbf{ 1224} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{USART2\_BASE}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)}



Definition at line \textbf{ 1182} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{USART3\_BASE}
{\footnotesize\ttfamily \#define USART3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)}



Definition at line \textbf{ 1183} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{USB\_BASE}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)}

USB\+\_\+\+IP Peripheral Registers base address 

Definition at line \textbf{ 1188} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{USB\_PMAADDR}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)}

USB\+\_\+\+IP Packet Memory Area base address 

Definition at line \textbf{ 1189} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!VREFBUF\_BASE@{VREFBUF\_BASE}}
\index{VREFBUF\_BASE@{VREFBUF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{VREFBUF\_BASE}
{\footnotesize\ttfamily \#define VREFBUF\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x0030\+UL)}



Definition at line \textbf{ 1204} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsection{WWDG\_BASE}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)}



Definition at line \textbf{ 1178} of file \textbf{ stm32g474xx.\+h}.

