Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src \
-v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_t33_generic_io_30.lib.src \
+define+POST +define+PERF +maxdelays +neg_tchk
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Dec 31 10:31:02 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN_other4.v'.
Parsing included file '../00_TESTBED/pseudo_DRAM.v'.
Back to file 'PATTERN_other4.v'.
Back to file 'TESTBED.v'.
Parsing included file 'CHIP.v'.
Back to file 'TESTBED.v'.
Parsing library file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src'
Top Level Modules:
       TESTBED
TimeScale is 10 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
CHIP.v, 13311
ISP, "DFFSBN white_balance_valid_reg_0_( .Q (white_balance_valid[0]),  .D (n3648),  .CK (CTS_32),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13315
ISP, "DFFSBN pic_expose_valid_reg_1_( .Q (pic_expose_valid[1]),  .D (n3687),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13319
ISP, "DFFSBN white_balance_valid_reg_1_( .Q (white_balance_valid[1]),  .D (n3647),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13323
ISP, "DFFSBN pic_expose_valid_reg_2_( .Q (pic_expose_valid[2]),  .D (n3686),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13327
ISP, "DFFSBN white_balance_valid_reg_2_( .Q (white_balance_valid[2]),  .D (n3646),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13331
ISP, "DFFSBN pic_expose_valid_reg_3_( .Q (pic_expose_valid[3]),  .D (n3685),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13335
ISP, "DFFSBN white_balance_valid_reg_3_( .Q (white_balance_valid[3]),  .D (n3645),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13344
ISP, "DFFSBN white_balance_valid_reg_4_( .Q (white_balance_valid[4]),  .D (n3644),  .CK (CTS_32),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13348
ISP, "DFFSBN pic_expose_valid_reg_5_( .Q (pic_expose_valid[5]),  .D (n3683),  .CK (CTS_39),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13362
ISP, "DFFSBN white_balance_valid_reg_6_( .Q (white_balance_valid[6]),  .D (n3642),  .CK (CTS_32),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13366
ISP, "DFFSBN pic_expose_valid_reg_7_( .Q (pic_expose_valid[7]),  .D (n3681),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13370
ISP, "DFFSBN white_balance_valid_reg_7_( .Q (white_balance_valid[7]),  .D (n3641),  .CK (CTS_39),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13374
ISP, "DFFSBN pic_expose_valid_reg_8_( .Q (pic_expose_valid[8]),  .D (n3680),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13378
ISP, "DFFSBN white_balance_valid_reg_8_( .Q (white_balance_valid[8]),  .D (n3640),  .CK (CTS_21),  .SB (FE_OFN232_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13382
ISP, "DFFSBN pic_expose_valid_reg_9_( .Q (pic_expose_valid[9]),  .D (n3679),  .CK (CTS_39),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13386
ISP, "DFFSBN white_balance_valid_reg_9_( .Q (white_balance_valid[9]),  .D (n3639),  .CK (CTS_39),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13390
ISP, "DFFSBN pic_expose_valid_reg_10_( .Q (pic_expose_valid[10]),  .D (n3678),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13394
ISP, "DFFSBN white_balance_valid_reg_10_( .Q (white_balance_valid[10]),  .D (n3638),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13398
ISP, "DFFSBN pic_expose_valid_reg_11_( .Q (pic_expose_valid[11]),  .D (n3677),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13402
ISP, "DFFSBN white_balance_valid_reg_11_( .Q (white_balance_valid[11]),  .D (n3637),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13406
ISP, "DFFSBN pic_expose_valid_reg_12_( .Q (pic_expose_valid[12]),  .D (n3676),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13410
ISP, "DFFSBN white_balance_valid_reg_12_( .Q (white_balance_valid[12]),  .D (n3636),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13414
ISP, "DFFSBN pic_expose_valid_reg_13_( .Q (pic_expose_valid[13]),  .D (n3675),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13418
ISP, "DFFSBN white_balance_valid_reg_13_( .Q (white_balance_valid[13]),  .D (n3635),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13422
ISP, "DFFSBN pic_expose_valid_reg_14_( .Q (pic_expose_valid[14]),  .D (n3674),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13426
ISP, "DFFSBN white_balance_valid_reg_14_( .Q (white_balance_valid[14]),  .D (n3634),  .CK (CTS_21),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13440
ISP, "DFFSBN min_g_reg_0_( .Q (min_g[0]),  .D (n3087),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13444
ISP, "DFFSBN min_r_reg_0_( .Q (min_r[0]),  .D (n3079),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13448
ISP, "DFFSBN min_b_reg_1_( .Q (min_b[1]),  .D (n3094),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13452
ISP, "DFFSBN min_r_reg_1_( .Q (min_r[1]),  .D (n3078),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13456
ISP, "DFFSBN min_b_reg_2_( .Q (min_b[2]),  .D (n3093),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13460
ISP, "DFFSBN min_g_reg_2_( .Q (min_g[2]),  .D (n3085),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13464
ISP, "DFFSBN min_r_reg_2_( .Q (min_r[2]),  .D (n3077),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13468
ISP, "DFFSBN min_b_reg_3_( .Q (min_b[3]),  .D (n3092),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13472
ISP, "DFFSBN min_g_reg_3_( .Q (min_g[3]),  .D (n3084),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13476
ISP, "DFFSBN min_r_reg_3_( .Q (min_r[3]),  .D (n3076),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13480
ISP, "DFFSBN min_b_reg_4_( .Q (min_b[4]),  .D (n3091),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13484
ISP, "DFFSBN min_g_reg_4_( .Q (min_g[4]),  .D (n3083),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13488
ISP, "DFFSBN min_r_reg_4_( .Q (min_r[4]),  .D (n3075),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13492
ISP, "DFFSBN min_b_reg_5_( .Q (min_b[5]),  .D (n3090),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13496
ISP, "DFFSBN min_g_reg_5_( .Q (min_g[5]),  .D (n3082),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13500
ISP, "DFFSBN min_r_reg_5_( .Q (min_r[5]),  .D (n3074),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13504
ISP, "DFFSBN min_b_reg_6_( .Q (min_b[6]),  .D (n3089),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13508
ISP, "DFFSBN min_g_reg_6_( .Q (min_g[6]),  .D (n3081),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13512
ISP, "DFFSBN min_r_reg_6_( .Q (min_r[6]),  .D (n3073),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13521
ISP, "DFFSBN min_g_reg_7_( .Q (min_g[7]),  .D (n3080),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13525
ISP, "DFFSBN min_r_reg_7_( .Q (min_r[7]),  .D (n3072),  .CK (CTS_3),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 13854
ISP, "DFFSBN min_g_reg_1_( .Q (min_g[1]),  .D (n3086),  .CK (CTS_4),  .SB (arlen_s_inf[3]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 14015
ISP, "DFFN sorting_max_temp_3_reg_1__1_( .Q (n4221),  .D (sorting_N67),  .CK (CTS_8));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 14030
ISP, "DFFN sorting_max_temp_3_reg_1__0_( .Q (n4214),  .D (sorting_N66),  .CK (CTS_8));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15139
ISP, "DFFS contrast_2_2_reg_0_( .QB (n10175),  .D (N976),  .CK (CTS_22));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15154
ISP, "DFFS expose_fifo_reg_364_( .Q (expose_fifo[364]),  .D (n2876),  .CK (CTS_12));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15161
ISP, "DFFS contrast_6_6_reg_2_( .Q (contrast_6_6[2]),  .D (N1008),  .CK (CTS_22));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15168
ISP, "DFFS max_contrast_idx_store_reg_7__1_( .Q (max_contrast_idx_store[15]),  .D (n3120),  .CK (CTS_21));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15206
ISP, "DFFS wvalid_delay1_reg( .Q (wvalid_delay1),  .D (wvalid_s_inf),  .CK (CTS_23));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 15258
ISP, "DFFRBN max_g_reg_4_( .Q (max_g[4]),  .D (n3059),  .CK (CTS_4),  .RB (FE_OFN233_rst_n));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 36174
ISP, "FA1S U10511( .CO (intadd_1_n8),  .A (sumr_2_2[1]),  .B (n8754),  .CI (sumc_2_2[1]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
CHIP.v, 37340
ISP, "FA1S U10880( .CO (n9221),  .A (min_r[1]),  .B (n9271),  .CI (n9266));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "CHIP.sdf"
   ***    Annotation scope: TESTBED.u_ISP
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+maxdelays compiled, MAXIMUM delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Tue Dec 31 10:31:03 2024


SDF Info: +pulse_r/100, +pulse_e/100 in effect

Warning-[SDFCOM_ICBF] Instance cannot be found
CHIP.sdf, 17
  SDF Warning: Instance TESTBED.u_ISP of type "CHIP" cannot be found .


          Total errors: 0
          Total warnings: 1
   ***    SDF annotation completed: Tue Dec 31 10:31:03 2024



Warning-[DRTZ] Detect delay value roundoff to 0
  Delay from design or SDF file roundoff to 0 based on timescale
  Please use switch -diag timescale to dump detailed information.

Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

140 modules and 3 UDPs read.
recompiling module pseudo_DRAM
recompiling module AO222S
recompiling module MXL3
recompiling module FA1S
recompiling module AOI22H
recompiling module MAOI1S
recompiling module MOAI1S
recompiling module XOR3
recompiling module AO13S
recompiling module AO112S
recompiling module DFFRBN
recompiling module MXL2HP
recompiling module OAI13HS
recompiling module MUX2P
recompiling module QDFFRBN
recompiling module DFFN
recompiling module OA12S
recompiling module XOR2H
recompiling module AOI12HS
recompiling module OAI12HS
recompiling module QDFFS
recompiling module OR3B2S
recompiling module DELC
recompiling module AN3S
recompiling module ND3S
recompiling module OR2B1S
recompiling module AN2T
recompiling module ND2T
recompiling module NR2T
recompiling module OR2T
recompiling module BUF1S
recompiling module BUF6
recompiling module INV1S
recompiling module INV4
recompiling module INV8
recompiling module ISP
recompiling module OAI222H
recompiling module MUX3S
recompiling module AO22S
recompiling module MAOI1
recompiling module MOAI1H
recompiling module OAI22S
recompiling module AO13
recompiling module MAO222P
recompiling module AOI13HP
recompiling module DFFSBN
recompiling module OA112
recompiling module HA1S
recompiling module OAI112H
recompiling module AO12
recompiling module OA12
recompiling module XNR2HP
recompiling module AOI12H
recompiling module OAI12H
recompiling module QDFFN
recompiling module AN4B1S
recompiling module DELA
recompiling module AN2B1S
recompiling module ND3HT
recompiling module NR3H
recompiling module AN2
recompiling module ND2P
recompiling module NR2F
recompiling module OR2P
recompiling module BUF12CK
recompiling module BUF3
recompiling module INV12
recompiling module INV2CK
recompiling module INV6
recompiling module TIE1
recompiling module PATTERN
recompiling module AO222
recompiling module OAI222S
recompiling module FA1
recompiling module OA22S
recompiling module MAOI1HP
recompiling module MOAI1HP
recompiling module XNR3
recompiling module AO13P
recompiling module OA13S
recompiling module AOI13HS
recompiling module MXL2H
recompiling module OA112S
recompiling module MUX2
recompiling module OAI112HS
recompiling module AO12S
recompiling module OA12P
recompiling module XNR2HS
recompiling module AOI12HP
recompiling module OAI12HP
recompiling module QDFFP
recompiling module OR3B2
recompiling module DELB
recompiling module AN3
recompiling module ND3P
recompiling module NR3HP
recompiling module AN2S
recompiling module ND2S
recompiling module NR2P
recompiling module OR2S
recompiling module BUF1CK
recompiling module BUF4
recompiling module INV12CK
recompiling module INV3
recompiling module INV6CK
recompiling module FACS1S
recompiling module OA222
recompiling module MUX3
recompiling module AO22
recompiling module AOI22S
recompiling module MOAI1
recompiling module OAI22H
recompiling module XOR3S
recompiling module MAO222
recompiling module AOI13H
recompiling module DFFRBS
recompiling module MXL2HS
recompiling module HA1
recompiling module MUX2S
recompiling module QDFFRBS
recompiling module DFFS
recompiling module XNR2H
recompiling module XOR2HS
recompiling module AOI12HT
recompiling module OAI12HT
recompiling module AN4B1
recompiling module AN4S
recompiling module TESTBED
recompiling module ND3
recompiling module NR3
recompiling module OR3S
recompiling module ND2
recompiling module NR2
recompiling module OR2
recompiling module BUF1
recompiling module BUF2
recompiling module INV1
recompiling module INV2
recompiling module INV4CK
recompiling module INV8CK
All of 140 modules done
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab131/Final_Project/06_POST/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _134953_archive_1.so \
_135245_archive_1.so _135246_archive_1.so _135247_archive_1.so _prev_archive_1.so \
objs/udps/qndjy.o objs/udps/Sbaqa.o objs/udps/ySdCA.o  SIM_l.o      rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a  \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab131/Final_Project/06_POST/csrc' \

Command: /RAID2/COURSE/iclab/iclab131/Final_Project/06_POST/./simv +v2k -a vcs.log +define+POST +define+PERF +maxdelays +neg_tchk
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Dec 31 10:31 2024
Doing SDF annotation ...... Done
[0;34mPASS PATTERN NO.   1,[m [0;32mExecution Cycle: 457 [0m
[0;34mPASS PATTERN NO.   2,[m [0;32mExecution Cycle: 510 [0m
[0;34mPASS PATTERN NO.   3,[m [0;32mExecution Cycle: 481 [0m
[0;34mPASS PATTERN NO.   4,[m [0;32mExecution Cycle: 667 [0m
[0;34mPASS PATTERN NO.   5,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.   6,[m [0;32mExecution Cycle: 542 [0m
[0;34mPASS PATTERN NO.   7,[m [0;32mExecution Cycle: 653 [0m
[0;34mPASS PATTERN NO.   8,[m [0;32mExecution Cycle: 691 [0m
[0;34mPASS PATTERN NO.   9,[m [0;32mExecution Cycle: 564 [0m
[0;34mPASS PATTERN NO.  10,[m [0;32mExecution Cycle: 583 [0m
[0;34mPASS PATTERN NO.  11,[m [0;32mExecution Cycle: 636 [0m
[0;34mPASS PATTERN NO.  12,[m [0;32mExecution Cycle: 532 [0m
[0;34mPASS PATTERN NO.  13,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  14,[m [0;32mExecution Cycle: 694 [0m
[0;34mPASS PATTERN NO.  15,[m [0;32mExecution Cycle: 549 [0m
[0;34mPASS PATTERN NO.  16,[m [0;32mExecution Cycle: 453 [0m
[0;34mPASS PATTERN NO.  17,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  18,[m [0;32mExecution Cycle: 697 [0m
[0;34mPASS PATTERN NO.  19,[m [0;32mExecution Cycle: 672 [0m
[0;34mPASS PATTERN NO.  20,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  21,[m [0;32mExecution Cycle: 511 [0m
[0;34mPASS PATTERN NO.  22,[m [0;32mExecution Cycle: 585 [0m
[0;34mPASS PATTERN NO.  23,[m [0;32mExecution Cycle: 581 [0m
[0;34mPASS PATTERN NO.  24,[m [0;32mExecution Cycle: 451 [0m
[0;34mPASS PATTERN NO.  25,[m [0;32mExecution Cycle: 688 [0m
[0;34mPASS PATTERN NO.  26,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  27,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  28,[m [0;32mExecution Cycle: 644 [0m
[0;34mPASS PATTERN NO.  29,[m [0;32mExecution Cycle: 536 [0m
[0;34mPASS PATTERN NO.  30,[m [0;32mExecution Cycle: 617 [0m
[0;34mPASS PATTERN NO.  31,[m [0;32mExecution Cycle: 555 [0m
[0;34mPASS PATTERN NO.  32,[m [0;32mExecution Cycle: 620 [0m
[0;34mPASS PATTERN NO.  33,[m [0;32mExecution Cycle: 545 [0m
[0;34mPASS PATTERN NO.  34,[m [0;32mExecution Cycle: 537 [0m
[0;34mPASS PATTERN NO.  35,[m [0;32mExecution Cycle: 489 [0m
[0;34mPASS PATTERN NO.  36,[m [0;32mExecution Cycle: 468 [0m
[0;34mPASS PATTERN NO.  37,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  38,[m [0;32mExecution Cycle: 526 [0m
[0;34mPASS PATTERN NO.  39,[m [0;32mExecution Cycle: 552 [0m
[0;34mPASS PATTERN NO.  40,[m [0;32mExecution Cycle: 517 [0m
[0;34mPASS PATTERN NO.  41,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  42,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  43,[m [0;32mExecution Cycle: 566 [0m
[0;34mPASS PATTERN NO.  44,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  45,[m [0;32mExecution Cycle: 535 [0m
[0;34mPASS PATTERN NO.  46,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  47,[m [0;32mExecution Cycle: 541 [0m
[0;34mPASS PATTERN NO.  48,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  49,[m [0;32mExecution Cycle: 521 [0m
[0;34mPASS PATTERN NO.  50,[m [0;32mExecution Cycle: 589 [0m
[0;34mPASS PATTERN NO.  51,[m [0;32mExecution Cycle: 666 [0m
[0;34mPASS PATTERN NO.  52,[m [0;32mExecution Cycle: 600 [0m
[0;34mPASS PATTERN NO.  53,[m [0;32mExecution Cycle: 700 [0m
[0;34mPASS PATTERN NO.  54,[m [0;32mExecution Cycle: 606 [0m
[0;34mPASS PATTERN NO.  55,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  56,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  57,[m [0;32mExecution Cycle: 587 [0m
[0;34mPASS PATTERN NO.  58,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  59,[m [0;32mExecution Cycle: 560 [0m
[0;34mPASS PATTERN NO.  60,[m [0;32mExecution Cycle: 667 [0m
[0;34mPASS PATTERN NO.  61,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  62,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  63,[m [0;32mExecution Cycle: 620 [0m
[0;34mPASS PATTERN NO.  64,[m [0;32mExecution Cycle: 550 [0m
[0;34mPASS PATTERN NO.  65,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  66,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  67,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  68,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  69,[m [0;32mExecution Cycle: 641 [0m
[0;34mPASS PATTERN NO.  70,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  71,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  72,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  73,[m [0;32mExecution Cycle: 694 [0m
[0;34mPASS PATTERN NO.  74,[m [0;32mExecution Cycle: 561 [0m
[0;34mPASS PATTERN NO.  75,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  76,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  77,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  78,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  79,[m [0;32mExecution Cycle: 558 [0m
[0;34mPASS PATTERN NO.  80,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  81,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  82,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  83,[m [0;32mExecution Cycle: 617 [0m
[0;34mPASS PATTERN NO.  84,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  85,[m [0;32mExecution Cycle: 692 [0m
[0;34mPASS PATTERN NO.  86,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  87,[m [0;32mExecution Cycle: 520 [0m
[0;34mPASS PATTERN NO.  88,[m [0;32mExecution Cycle: 525 [0m
[0;34mPASS PATTERN NO.  89,[m [0;32mExecution Cycle: 477 [0m
[0;34mPASS PATTERN NO.  90,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  91,[m [0;32mExecution Cycle: 635 [0m
[0;34mPASS PATTERN NO.  92,[m [0;32mExecution Cycle: 637 [0m
[0;34mPASS PATTERN NO.  93,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  94,[m [0;32mExecution Cycle: 516 [0m
[0;34mPASS PATTERN NO.  95,[m [0;32mExecution Cycle: 647 [0m
[0;34mPASS PATTERN NO.  96,[m [0;32mExecution Cycle: 644 [0m
[0;34mPASS PATTERN NO.  97,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  98,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO.  99,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 100,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 101,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 102,[m [0;32mExecution Cycle: 680 [0m
[0;34mPASS PATTERN NO. 103,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 104,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 105,[m [0;32mExecution Cycle: 693 [0m
[0;34mPASS PATTERN NO. 106,[m [0;32mExecution Cycle: 519 [0m
[0;34mPASS PATTERN NO. 107,[m [0;32mExecution Cycle: 584 [0m
[0;34mPASS PATTERN NO. 108,[m [0;32mExecution Cycle: 622 [0m
[0;34mPASS PATTERN NO. 109,[m [0;32mExecution Cycle: 662 [0m
[0;34mPASS PATTERN NO. 110,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 111,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 112,[m [0;32mExecution Cycle: 605 [0m
[0;34mPASS PATTERN NO. 113,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 114,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 115,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 116,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 117,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 118,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 119,[m [0;32mExecution Cycle: 517 [0m
[0;34mPASS PATTERN NO. 120,[m [0;32mExecution Cycle: 542 [0m
[0;34mPASS PATTERN NO. 121,[m [0;32mExecution Cycle: 683 [0m
[0;34mPASS PATTERN NO. 122,[m [0;32mExecution Cycle: 613 [0m
[0;34mPASS PATTERN NO. 123,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 124,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 125,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 126,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 127,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 128,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 129,[m [0;32mExecution Cycle: 548 [0m
[0;34mPASS PATTERN NO. 130,[m [0;32mExecution Cycle: 650 [0m
[0;34mPASS PATTERN NO. 131,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 132,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 133,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 134,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 135,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 136,[m [0;32mExecution Cycle: 645 [0m
[0;34mPASS PATTERN NO. 137,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 138,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 139,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 140,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 141,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 142,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 143,[m [0;32mExecution Cycle: 512 [0m
[0;34mPASS PATTERN NO. 144,[m [0;32mExecution Cycle: 541 [0m
[0;34mPASS PATTERN NO. 145,[m [0;32mExecution Cycle: 655 [0m
[0;34mPASS PATTERN NO. 146,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 147,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 148,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 149,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 150,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 151,[m [0;32mExecution Cycle: 621 [0m
[0;34mPASS PATTERN NO. 152,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 153,[m [0;32mExecution Cycle: 583 [0m
[0;34mPASS PATTERN NO. 154,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 155,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 156,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 157,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 158,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 159,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 160,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 161,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 162,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 163,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 164,[m [0;32mExecution Cycle: 699 [0m
[0;34mPASS PATTERN NO. 165,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 166,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 167,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 168,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 169,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 170,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 171,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 172,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 173,[m [0;32mExecution Cycle: 609 [0m
[0;34mPASS PATTERN NO. 174,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 175,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 176,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 177,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 178,[m [0;32mExecution Cycle: 515 [0m
[0;34mPASS PATTERN NO. 179,[m [0;32mExecution Cycle: 636 [0m
[0;34mPASS PATTERN NO. 180,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 181,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 182,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 183,[m [0;32mExecution Cycle: 502 [0m
[0;34mPASS PATTERN NO. 184,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 185,[m [0;32mExecution Cycle: 519 [0m
[0;34mPASS PATTERN NO. 186,[m [0;32mExecution Cycle: 696 [0m
[0;34mPASS PATTERN NO. 187,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 188,[m [0;32mExecution Cycle: 696 [0m
[0;34mPASS PATTERN NO. 189,[m [0;32mExecution Cycle: 655 [0m
[0;34mPASS PATTERN NO. 190,[m [0;32mExecution Cycle: 631 [0m
[0;34mPASS PATTERN NO. 191,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 192,[m [0;32mExecution Cycle: 609 [0m
[0;34mPASS PATTERN NO. 193,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 194,[m [0;32mExecution Cycle: 586 [0m
[0;34mPASS PATTERN NO. 195,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 196,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 197,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 198,[m [0;32mExecution Cycle: 634 [0m
[0;34mPASS PATTERN NO. 199,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 200,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 201,[m [0;32mExecution Cycle: 673 [0m
[0;34mPASS PATTERN NO. 202,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 203,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 204,[m [0;32mExecution Cycle: 700 [0m
[0;34mPASS PATTERN NO. 205,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 206,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 207,[m [0;32mExecution Cycle: 615 [0m
[0;34mPASS PATTERN NO. 208,[m [0;32mExecution Cycle: 641 [0m
[0;34mPASS PATTERN NO. 209,[m [0;32mExecution Cycle: 577 [0m
[0;34mPASS PATTERN NO. 210,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 211,[m [0;32mExecution Cycle: 608 [0m
[0;34mPASS PATTERN NO. 212,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 213,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 214,[m [0;32mExecution Cycle: 532 [0m
[0;34mPASS PATTERN NO. 215,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 216,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 217,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 218,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 219,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 220,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 221,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 222,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 223,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 224,[m [0;32mExecution Cycle: 650 [0m
[0;34mPASS PATTERN NO. 225,[m [0;32mExecution Cycle: 551 [0m
[0;34mPASS PATTERN NO. 226,[m [0;32mExecution Cycle: 574 [0m
[0;34mPASS PATTERN NO. 227,[m [0;32mExecution Cycle: 531 [0m
[0;34mPASS PATTERN NO. 228,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 229,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 230,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 231,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 232,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 233,[m [0;32mExecution Cycle: 690 [0m
[0;34mPASS PATTERN NO. 234,[m [0;32mExecution Cycle: 524 [0m
[0;34mPASS PATTERN NO. 235,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 236,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 237,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 238,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 239,[m [0;32mExecution Cycle: 503 [0m
[0;34mPASS PATTERN NO. 240,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 241,[m [0;32mExecution Cycle: 559 [0m
[0;34mPASS PATTERN NO. 242,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 243,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 244,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 245,[m [0;32mExecution Cycle: 599 [0m
[0;34mPASS PATTERN NO. 246,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 247,[m [0;32mExecution Cycle: 609 [0m
[0;34mPASS PATTERN NO. 248,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 249,[m [0;32mExecution Cycle: 682 [0m
[0;34mPASS PATTERN NO. 250,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 251,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 252,[m [0;32mExecution Cycle: 500 [0m
[0;34mPASS PATTERN NO. 253,[m [0;32mExecution Cycle: 530 [0m
[0;34mPASS PATTERN NO. 254,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 255,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 256,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 257,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 258,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 259,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 260,[m [0;32mExecution Cycle: 632 [0m
[0;34mPASS PATTERN NO. 261,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 262,[m [0;32mExecution Cycle: 575 [0m
[0;34mPASS PATTERN NO. 263,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 264,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 265,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 266,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 267,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 268,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 269,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 270,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 271,[m [0;32mExecution Cycle: 698 [0m
[0;34mPASS PATTERN NO. 272,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 273,[m [0;32mExecution Cycle: 572 [0m
[0;34mPASS PATTERN NO. 274,[m [0;32mExecution Cycle: 534 [0m
[0;34mPASS PATTERN NO. 275,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 276,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 277,[m [0;32mExecution Cycle: 583 [0m
[0;34mPASS PATTERN NO. 278,[m [0;32mExecution Cycle: 598 [0m
[0;34mPASS PATTERN NO. 279,[m [0;32mExecution Cycle: 683 [0m
[0;34mPASS PATTERN NO. 280,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 281,[m [0;32mExecution Cycle: 681 [0m
[0;34mPASS PATTERN NO. 282,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 283,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 284,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 285,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 286,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 287,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 288,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 289,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 290,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 291,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 292,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 293,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 294,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 295,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 296,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 297,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 298,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 299,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 300,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 301,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 302,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 303,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 304,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 305,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 306,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 307,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 308,[m [0;32mExecution Cycle: 563 [0m
[0;34mPASS PATTERN NO. 309,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 310,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 311,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 312,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 313,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 314,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 315,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 316,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 317,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 318,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 319,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 320,[m [0;32mExecution Cycle: 571 [0m
[0;34mPASS PATTERN NO. 321,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 322,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 323,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 324,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 325,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 326,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 327,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 328,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 329,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 330,[m [0;32mExecution Cycle: 538 [0m
[0;34mPASS PATTERN NO. 331,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 332,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 333,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 334,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 335,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 336,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 337,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 338,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 339,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 340,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 341,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 342,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 343,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 344,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 345,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 346,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 347,[m [0;32mExecution Cycle: 678 [0m
[0;34mPASS PATTERN NO. 348,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 349,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 350,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 351,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 352,[m [0;32mExecution Cycle: 590 [0m
[0;34mPASS PATTERN NO. 353,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 354,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 355,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 356,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 357,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 358,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 359,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 360,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 361,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 362,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 363,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 364,[m [0;32mExecution Cycle: 624 [0m
[0;34mPASS PATTERN NO. 365,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 366,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 367,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 368,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 369,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 370,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 371,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 372,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 373,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 374,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 375,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 376,[m [0;32mExecution Cycle: 596 [0m
[0;34mPASS PATTERN NO. 377,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 378,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 379,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 380,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 381,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 382,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 383,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 384,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 385,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 386,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 387,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 388,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 389,[m [0;32mExecution Cycle: 618 [0m
[0;34mPASS PATTERN NO. 390,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 391,[m [0;32mExecution Cycle: 623 [0m
[0;34mPASS PATTERN NO. 392,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 393,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 394,[m [0;32mExecution Cycle: 657 [0m
[0;34mPASS PATTERN NO. 395,[m [0;32mExecution Cycle: 534 [0m
[0;34mPASS PATTERN NO. 396,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 397,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 398,[m [0;32mExecution Cycle:   1 [0m
[0;34mPASS PATTERN NO. 399,[m [0;32mExecution Cycle: 568 [0m
[0;34mPASS PATTERN NO. 400,[m [0;32mExecution Cycle:   1 [0m
[37m                                  .$&X.      x$$x              [32m      :BBQvi.
[37m                                .&&;.X&$  :&&$+X&&x            [32m     BBBBBBBBQi
[37m                               +&&    &&.:&$    .&&            [32m    :BBBP :7BBBB.
[37m                              :&&     &&X&&      $&;           [32m    BBBB     BBBB
[37m                              &&;..   &&&&+.     +&+           [32m   iBBBv     BBBB       vBr
[37m                             ;&&...   X&&&...    +&.           [32m   BBBBBKrirBBBB.     :BBBBBB:
[37m                             x&$..    $&&X...    +&            [32m  rBBBBBBBBBBBR.    .BBBM:BBB
[37m                             X&;...   &&&....    &&            [32m  BBBB   .::.      EBBBi :BBU
[37m                             $&...    &&&....    &&            [32m MBBBr           vBBBu   BBB.
[37m                             $&....   &&&...     &$            [32m i7PB          iBBBBB.  iBBB
[37m                             $&....   &&& ..    .&x                        [32m  vBBBBPBBBBPBBB7       .7QBB5i
[37m                             $&....   &&& ..    x&+                        [32m :RBBB.  .rBBBBB.      rBBBBBBBB7
[37m                             X&;...   x&&....   &&;                        [32m    .       BBBB       BBBB  :BBBB
[37m                             x&X...    &&....   &&:                        [32m           rBBBr       BBBB    BBBU
[37m                             :&$...    &&+...   &&:                        [32m           vBBB        .BBBB   :7i.
[37m                              &&;...   &&$...   &&:                        [32m             .7  BBB7   iBBBg
[37m                               && ...  X&&...   &&;                                         [32mdBBB.   5BBBr
[37m                               .&&;..  ;&&x.    $&;.$&$x;                                   [32m ZBBBr  EBBBv     YBBBBQi
[37m                               ;&&&+   .+xx;    ..  :+x&&&&&&&x                             [32m  iBBBBBBBBD     BBBBBBBBB.
[37m                        +&&&&&&X;..             .          .X&&&&&x                         [32m    :LBBBr      vBBBi  5BBB
[37m                    $&&&+..                                    .:$&&&&.                     [32m          ...   :BBB:   BBBu
[37m                 $&&$.                                             .X&&&&.                  [32m         .BBBi   BBBB   iMBu
[37m              ;&&&:                                               .   .$&&&                x[32m          BBBX   :BBBr
[37m            x&&x.      .+&&&&&.                .x&$x+:                  .$&&X         $+  &x  ;&X   [32m  .BBBv  :BBBQ
[37m          .&&;       .&&&:                      .:x$&&&&X                 .&&&        ;&     +&.    [32m   .BBBBBBBBB:
[37m         $&&       .&&$.                             ..&&&$                 x&& x&&&X+.          X&x[32m     rBBBBB1.
[37m        &&X       ;&&:                                   $&&x                $&x   .;x&&&&:                       
[37m      .&&;       ;&x                                      .&&&                &&:       .$&&$    ;&&.             
[37m      &&;       .&X                                         &&&.              :&$          $&&x                   
[37m     x&X       .X& .                                         &&&.              .            ;&&&  &&:             
[37m     &&         $x                                            &&.                            .&&&                 
[37m    :&&                                                       ;:                              :&&X                
[37m    x&X                 :&&&&&;                ;$&&X:                                          :&&.               
[37m    X&x .              :&&&  $&X              &&&  X&$                                          X&&               
[37m    x&X                x&&&&&&&$             :&&&&$&&&                                          .&&.              
[37m    .&&    [38;2;255;192;203m      ....[37m  .&&X:;&&+              &&&++;&&                                          .&&               
[37m     &&    [38;2;255;192;203m  .$&.x+..:[37m  ..+Xx.                 :&&&&+[38;2;255;192;203m  .;......    [37m                             .&&
[37m     x&x   [38;2;255;192;203m .x&:;&x:&X&&.[37m              .             [38;2;255;192;203m .&X:&&.&&.:&.[37m                             :&&
[37m     .&&:  [38;2;255;192;203m  x;.+X..+.;:.[37m         ..  &&.            [38;2;255;192;203m &X.;&:+&$ &&.[37m                             x&;
[37m      :&&. [38;2;255;192;203m    .......   [37m         x&&&&&$++&$        [38;2;255;192;203m .... ......: [37m                             && 
[37m       ;&&                          X&  .x.              [38;2;255;192;203m .... [37m                               .&&;                
[37m        .&&x                        .&&$X                                          ..         .x&&&               
[37m          x&&x..                                                                 :&&&&&+         +&X              
[37m            ;&&&:                                                                     x&&$XX;::x&&X               
[37m               &&&&&:.                                                              .X&x    +xx:                  
[37m                  ;&&&&&&&&$+.                                  :+x&$$X$&&&&&&&&&&&&&$                            
[37m                       .+X$&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&$X+xXXXxxxx+;.                                   
----------------------------------------------------------------------------------------------------------------------
                       Congratulations!                          
                You have passed all patterns!                     
                Your execution cycles = 79767 cycles                
                Your clock period = 7.0 ns                       
                Total Latency = 558369.0 ns                          
                Focus number =   137, Exposure number =   144, Average of Min and Max number =   119           
----------------------------------------------------------------------------------------------------------------------
$finish called from file "PATTERN_other4.v", line 620.
$finish at simulation time            569593500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 569593500 ps
CPU Time:     10.080 seconds;       Data structure size:   2.7Mb
Tue Dec 31 10:31:17 2024
CPU time: 2.890 seconds to compile + .549 seconds to elab + .917 seconds to link + 10.135 seconds in simulation
