// Seed: 3601160992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always_ff begin
    id_1 <= 1'b0 == id_3;
  end
  wire id_4;
  supply1 id_5, id_6, id_7;
  tri1 id_8 = 1;
  module_0(
      id_3, id_6, id_6, id_6
  );
  assign id_5 = 1;
endmodule
