Sequence Detector (Mealy Machine)

This project implements a Mealy Sequence Detector in Verilog that detects the sequence 1101.
It outputs a high pulse (y = 1) whenever the input stream contains the sequence 1101 (with support for overlapping sequences).

ğŸ“‚ Files

seq_detect_mealy.v â†’ Verilog code for the sequence detector

tb_seq_detect_mealy.v â†’ Testbench for simulation

dump.vcd â†’ Waveform output file (generated after running simulation)

âš™ï¸ How It Works

Input:

clk â†’ Clock signal

reset â†’ Active-high reset

x â†’ Serial input (1 bit per clock cycle)

Output:

y â†’ Goes high (1) for one clock cycle when 1101 is detected

Implementation style:

Mealy FSM

Four states internally (S0, S1, S2, S3)

Supports overlapping detection (e.g., input 1101101 detects twice).

â–¶ï¸ Simulation
1. Install Icarus Verilog and GTKWave