<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: StratixVDDR3 (ddr3_core)</h1>
    <h2 id="4">Cost Table 4</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.921</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.079</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.921</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.079</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.921</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.079</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.156</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.923</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.918</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.923</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[506]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.918</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[506]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[80]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[80]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[123]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[123]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[296]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.928</td>
          <td style="text-align: center;">0.906</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[296]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.83</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.83</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.83</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >49</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >50</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >51</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >52</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >53</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >54</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >55</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >56</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >57</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >58</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >59</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >60</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >61</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.87</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >62</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.87</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >63</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.87</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >64</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >65</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >66</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >67</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >68</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >69</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >70</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >71</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >72</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >73</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >74</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >75</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >76</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.98</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >77</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[452]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.584</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >78</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[326]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >79</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[500]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.584</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >80</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[319]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >81</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >82</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >83</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >84</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.676</td>
          <td style="text-align: center;">1.144</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >85</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.679</td>
          <td style="text-align: center;">1.139</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >86</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.017</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.567</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >87</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[353]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >88</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >89</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[314]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >90</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.932</td>
          <td style="text-align: center;">1.017</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[313]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.567</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >91</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[452]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >92</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[326]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >93</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[500]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >94</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.827</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.108</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >95</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.827</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.108</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[506]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >96</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[319]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >97</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >98</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >99</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.071</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >100</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >101</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[80]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >102</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.011</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[353]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >103</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.011</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >104</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[123]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >105</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[296]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >106</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.07</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.011</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[314]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >107</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.069</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.01</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >108</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.069</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.01</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[313]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >109</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.058</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.84</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >110</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.058</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.84</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >111</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.058</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.84</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.077</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >112</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >113</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >114</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >115</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >116</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >117</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >118</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >119</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >120</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >121</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >122</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >123</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >124</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.976</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >125</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.867</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.108</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >126</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.867</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.108</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[506]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >127</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >128</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[80]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >129</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[123]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >130</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.916</td>
          <td style="text-align: center;">0.855</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[296]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >131</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.676</td>
          <td style="text-align: center;">1.137</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[2]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >132</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.679</td>
          <td style="text-align: center;">1.132</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.075</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[2]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >133</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.676</td>
          <td style="text-align: center;">1.118</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >134</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.679</td>
          <td style="text-align: center;">1.113</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >135</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.676</td>
          <td style="text-align: center;">1.113</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[3]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >136</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.679</td>
          <td style="text-align: center;">1.108</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[3]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >137</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.038</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.031</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >138</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.038</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.031</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >139</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.038</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.031</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >140</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >141</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >142</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >143</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >144</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >145</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >146</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >147</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >148</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >149</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >150</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >151</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >152</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.754</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >153</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.03</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.031</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[141]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.581</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >154</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.722</td>
          <td style="text-align: center;">1.048</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.094</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >155</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[350]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[350]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >156</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >157</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >158</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >159</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >160</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[452]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.584</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >161</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[326]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >162</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[321]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[321]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >163</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >164</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[481]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[481]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >165</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.015</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[234]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[234]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[234]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >166</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.06</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[234]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[234]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[234]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >167</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[222]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[222]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >168</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[227]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[227]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >169</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[500]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.584</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >170</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[488]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[488]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >171</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[362]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[362]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >172</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.015</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N59</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >173</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.06</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N59</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >174</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.015</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >175</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.06</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >176</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[437]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[437]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >177</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[319]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >178</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[434]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[434]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >179</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[438]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[438]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >180</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.743</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y98_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.159</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.097</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[439]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y95_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[439]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >181</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >182</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >183</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.580</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >184</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.028</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[331]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >185</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.03</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[331]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >186</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.016</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.567</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >187</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[353]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >188</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.028</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >189</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.03</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >190</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >191</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.028</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[121]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[121]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[121]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >192</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.03</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[121]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[121]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[121]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >193</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.914</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[314]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.566</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >194</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.027</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.984</td>
          <td style="text-align: center;">0.915</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.016</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.201</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.141</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.082</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[313]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.567</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >195</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[335]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >196</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[335]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[335]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >197</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[361]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >198</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[361]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >199</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[118]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[118]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[118]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >200</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[118]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[118]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[118]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >201</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[294]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[294]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[294]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >202</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[294]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[294]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[294]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >203</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.836</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[129]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[129]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[129]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >204</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.839</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[129]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.041</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[129]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y96_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[129]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >205</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.025</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[470]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[470]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.575</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[470]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >206</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.025</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[306]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.575</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >207</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >208</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.06</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >209</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N59</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[354]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >210</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.064</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N59</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[354]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >211</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[356]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >212</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.06</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[356]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >213</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.05</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[433]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[433]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[433]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >214</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.045</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[433]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[433]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[433]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >215</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >216</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >217</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[510]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >218</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[510]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >219</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[60]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[60]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[60]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >220</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[60]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[60]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[60]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >221</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.021</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[221]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[221]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[221]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >222</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.021</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.02</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[221]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[221]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[221]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >223</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.021</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.84</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[364]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[364]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[364]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >224</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.021</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.843</td>
          <td style="text-align: center;">1.046</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.02</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[364]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.045</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[364]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[364]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >225</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.025</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[141]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.581</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >226</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.018</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >227</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.018</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[477]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >228</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.018</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[471]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >229</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.018</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[298]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[298]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[298]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >230</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.837</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >231</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.837</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.102</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[506]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[506]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >232</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.015</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >233</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.015</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[80]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[80]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >234</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.015</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[123]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[123]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >235</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.015</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.113</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.130</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[296]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y96_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[296]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >236</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.014</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.667</td>
          <td style="text-align: center;">1.088</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.094</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >237</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.013</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[452]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[452]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >238</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.009</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[326]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >239</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.013</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[500]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[500]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >240</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.009</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[319]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >241</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.009</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >242</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.009</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >243</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.012</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">1.009</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >244</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.011</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[470]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[470]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.575</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[470]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >245</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.011</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[353]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[353]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >246</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.011</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >247</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.011</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[306]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.575</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >248</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.011</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[314]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >249</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.01</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.016</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >250</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.01</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.887</td>
          <td style="text-align: center;">0.995</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.016</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.101</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[313]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >251</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.007</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.722</td>
          <td style="text-align: center;">1.041</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.079</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[2]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >252</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.012</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[474]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[474]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >253</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.012</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[477]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >254</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.012</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[471]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >255</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">1.012</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[298]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.144</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.388</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.881</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X85_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.036</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[298]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X73_Y99_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.568</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[298]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >256</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.722</td>
          <td style="text-align: center;">1.022</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.561</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.434</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~13|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y93_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|Add4~17|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|RdUsedi[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y93_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >257</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >258</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >259</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >260</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >261</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >262</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >263</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >264</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >265</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >266</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >267</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >268</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >269</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >270</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >271</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >272</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >273</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >274</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >275</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">0.564</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.27</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.259</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >276</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.272</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y98_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X123_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.354</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X121_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.836</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X91_Y98_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.777</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y94_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.037</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y89_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="6">Cost Table 6</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.247</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.114</td>
          <td style="text-align: center;">0.887</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.081</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.247</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.114</td>
          <td style="text-align: center;">0.886</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.082</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.122</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.868</td>
          <td style="text-align: center;">0.976</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.033</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.266</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.268</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.246</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.095</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.026</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.359</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.095</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.026</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[466]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.359</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[466]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[466]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.095</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.026</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.359</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X61_Y92_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.089</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">0.887</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.082</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y93_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.370</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[354]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y93_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.073</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.881</td>
          <td style="text-align: center;">0.982</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.266</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.167</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.106</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.285</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.072</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.838</td>
          <td style="text-align: center;">0.967</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.033</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.266</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.168</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.093</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.245</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.068</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.959</td>
          <td style="text-align: center;">0.816</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.048</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.054</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.233</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.052</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.268</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.246</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.068</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">0.858</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.928</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.068</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">0.857</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.928</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.067</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.883</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.011</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.157</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.183</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.268</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.246</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.058</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.907</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[215]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y94_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.322</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[215]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y94_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[215]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.899</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[342]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.314</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[342]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[342]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.899</td>
          <td style="text-align: center;">1.026</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[347]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.314</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[347]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[347]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.055</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.899</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.314</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X56_Y91_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.861</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N41</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.928</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.912</td>
          <td style="text-align: center;">0.86</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.091</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N41</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.928</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.855</td>
          <td style="text-align: center;">0.902</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.011</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.214</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.160</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.194</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.093</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.245</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.741</td>
          <td style="text-align: center;">1.031</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.145</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.033</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[355]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[355]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.741</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.145</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.739</td>
          <td style="text-align: center;">1.032</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X117_Y99_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.529</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X54_Y93_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.972</td>
          <td style="text-align: center;">0.822</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.054</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.233</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.052</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.167</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.106</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.285</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.896</td>
          <td style="text-align: center;">0.91</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.011</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.157</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.183</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama34|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w14_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.167</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.106</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.285</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.015</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.926</td>
          <td style="text-align: center;">0.807</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.048</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.054</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.282</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X178_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.052</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.168</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X179_Y98_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~8|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.194</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X125_Y98_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.174</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.093</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X125_Y98_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.245</small></td>
                           <td style="text-align: left;"><small>sodimm_4_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.005</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.045</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[217]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[217]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.614</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[217]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.028</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.028</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[84]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[84]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[84]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[85]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[85]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[85]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[210]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[210]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[210]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[86]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[86]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[86]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[260]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.596</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[260]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.83</td>
          <td style="text-align: center;">1.028</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X123_Y99_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>15</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.518</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X117_Y99_N9</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.758</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.226</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.077</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.207</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y99_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.245</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[261]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y94_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[261]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
