{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 14:55:10 2018 " "Info: Processing started: Sat May 05 14:55:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub_ABC -c add_sub_ABC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_ABC -c add_sub_ABC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_n-behaviour " "Info: Found design unit 1: reg_n-behaviour" {  } { { "reg_n.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/reg_n.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Info: Found entity 1: reg_n" {  } { { "reg_n.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/reg_n.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behaviour " "Info: Found design unit 1: mux2-behaviour" {  } { { "mux2.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/mux2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dp_add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_add_sub_ABC-behaviour " "Info: Found design unit 1: DP_add_sub_ABC-behaviour" {  } { { "DP_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DP_add_sub_ABC " "Info: Found entity 1: DP_add_sub_ABC" {  } { { "DP_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu_add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_add_sub_ABC-behaviour " "Info: Found design unit 1: CU_add_sub_ABC-behaviour" {  } { { "CU_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/CU_add_sub_ABC.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU_add_sub_ABC " "Info: Found entity 1: CU_add_sub_ABC" {  } { { "CU_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/CU_add_sub_ABC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_sub_beh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_sub_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_sub_beh-behaviour " "Info: Found design unit 1: adder_sub_beh-behaviour" {  } { { "adder_sub_beh.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/adder_sub_beh.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_sub_beh " "Info: Found entity 1: adder_sub_beh" {  } { { "adder_sub_beh.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/adder_sub_beh.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_ABC-structure " "Info: Found design unit 1: add_sub_ABC-structure" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ABC " "Info: Found entity 1: add_sub_ABC" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub_ABC " "Info: Elaborating entity \"add_sub_ABC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_add_sub_ABC CU_add_sub_ABC:CU " "Info: Elaborating entity \"CU_add_sub_ABC\" for hierarchy \"CU_add_sub_ABC:CU\"" {  } { { "add_sub_ABC.vhd" "CU" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_add_sub_ABC DP_add_sub_ABC:DP " "Info: Elaborating entity \"DP_add_sub_ABC\" for hierarchy \"DP_add_sub_ABC:DP\"" {  } { { "add_sub_ABC.vhd" "DP" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n DP_add_sub_ABC:DP\|reg_n:reg_A " "Info: Elaborating entity \"reg_n\" for hierarchy \"DP_add_sub_ABC:DP\|reg_n:reg_A\"" {  } { { "DP_add_sub_ABC.vhd" "reg_A" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 DP_add_sub_ABC:DP\|mux2:mux_AB " "Info: Elaborating entity \"mux2\" for hierarchy \"DP_add_sub_ABC:DP\|mux2:mux_AB\"" {  } { { "DP_add_sub_ABC.vhd" "mux_AB" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_sub_beh DP_add_sub_ABC:DP\|adder_sub_beh:adder_sub " "Info: Elaborating entity \"adder_sub_beh\" for hierarchy \"DP_add_sub_ABC:DP\|adder_sub_beh:adder_sub\"" {  } { { "DP_add_sub_ABC.vhd" "adder_sub" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n DP_add_sub_ABC:DP\|reg_n:reg_out " "Info: Elaborating entity \"reg_n\" for hierarchy \"DP_add_sub_ABC:DP\|reg_n:reg_out\"" {  } { { "DP_add_sub_ABC.vhd" "reg_out" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/DP_add_sub_ABC.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[2\] " "Info: Register \"DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[1\] " "Info: Register \"DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[0\] " "Info: Register \"DP_add_sub_ABC:DP\|reg_n:reg_B\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "Warning (15610): No output dependent on input pin \"B\[0\]\"" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "Warning (15610): No output dependent on input pin \"B\[1\]\"" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "Warning (15610): No output dependent on input pin \"B\[2\]\"" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/DUT/add_sub_ABC.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 05 14:55:11 2018 " "Info: Processing ended: Sat May 05 14:55:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
