{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635001439278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635001439278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 20:33:59 2021 " "Processing started: Sat Oct 23 20:33:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635001439278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001439278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialComparator -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialComparator -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001439278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635001439577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635001439577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446302 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialComp-Beh " "Found design unit 1: SerialComp-Beh" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446303 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialComp " "Found entity 1: SerialComp" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635001446303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635001446326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialComp SerialComp:add_instance " "Elaborating entity \"SerialComp\" for hierarchy \"SerialComp:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/DUT.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635001446326 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next comp.vhdl(21) " "VHDL Process Statement warning at comp.vhdl(21): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635001446327 "|DUT|SerialComp:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g comp.vhdl(63) " "VHDL Process Statement warning at comp.vhdl(63): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635001446327 "|DUT|SerialComp:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l comp.vhdl(63) " "VHDL Process Statement warning at comp.vhdl(63): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635001446327 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l comp.vhdl(63) " "Inferred latch for \"l\" at comp.vhdl(63)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g comp.vhdl(63) " "Inferred latch for \"g\" at comp.vhdl(63)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.eq comp.vhdl(21) " "Inferred latch for \"y_next.eq\" at comp.vhdl(21)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.lt comp.vhdl(21) " "Inferred latch for \"y_next.lt\" at comp.vhdl(21)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.gt comp.vhdl(21) " "Inferred latch for \"y_next.gt\" at comp.vhdl(21)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.rst comp.vhdl(21) " "Inferred latch for \"y_next.rst\" at comp.vhdl(21)" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446328 "|DUT|SerialComp:add_instance"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SerialComp:add_instance\|y_next.lt_297 SerialComp:add_instance\|l " "Duplicate LATCH primitive \"SerialComp:add_instance\|y_next.lt_297\" merged with LATCH primitive \"SerialComp:add_instance\|l\"" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1635001446537 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SerialComp:add_instance\|y_next.gt_329 SerialComp:add_instance\|g " "Duplicate LATCH primitive \"SerialComp:add_instance\|y_next.gt_329\" merged with LATCH primitive \"SerialComp:add_instance\|g\"" {  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1635001446537 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1635001446537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SerialComp:add_instance\|l " "Latch SerialComp:add_instance\|l has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[3\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[3\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/DUT.vhdl" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635001446537 ""}  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635001446537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SerialComp:add_instance\|g " "Latch SerialComp:add_instance\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[3\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[3\]" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/DUT.vhdl" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635001446537 ""}  } { { "comp.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/SerialComparator/comp.vhdl" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635001446537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635001446554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635001446559 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635001446559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635001446559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635001446559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635001446595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 20:34:06 2021 " "Processing ended: Sat Oct 23 20:34:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635001446595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635001446595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635001446595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635001446595 ""}
