<stg><name>send2AIE.3</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 0, i1 %norm_tx0_V_last_V, i1 0, i1 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
entry:5 %data_temp = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_temp"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %data_temp_addr = getelementptr i128 %data_temp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_temp_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %data_temp_addr_1 = getelementptr i128 %data_temp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_temp_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4">
<![CDATA[
entry:8 %muxLogicData_to_store_ln102 = muxlogic i4 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln102"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4">
<![CDATA[
entry:9 %muxLogicAddr_to_store_ln102 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln102"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %store_ln102 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln102 = br void %cond.end8.i.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4">
<![CDATA[
cond.end8.i.i:0 %MuxLogicAddr_to_i_1 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
cond.end8.i.i:1 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
cond.end8.i.i:2 %i_2 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
cond.end8.i.i:3 %icmp_ln102 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end8.i.i:4 %br_ln102 = br i1 %icmp_ln102, void %cond.end8.i.i.split, void %for.end78

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="128">
<![CDATA[
cond.end8.i.i.split:10 %muxLogicCE_to_send_fifo_0_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_send_fifo_0_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
cond.end8.i.i.split:11 %send_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %send_fifo_0

]]></Node>
<StgValue><ssdm name="send_fifo_0_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="96" op_0_bw="128">
<![CDATA[
cond.end8.i.i.split:15 %trunc_ln108 = trunc i128 %send_fifo_0_read

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="4">
<![CDATA[
cond.end8.i.i.split:29 %muxLogicData_to_store_ln102 = muxlogic i4 %i_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln102"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4">
<![CDATA[
cond.end8.i.i.split:30 %muxLogicAddr_to_store_ln102 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln102"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
cond.end8.i.i.split:31 %store_ln102 = store i4 %i_2, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
cond.end8.i.i.split:2 %header = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="header"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="3">
<![CDATA[
cond.end8.i.i.split:3 %zext_ln14 = zext i3 %header

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4">
<![CDATA[
cond.end8.i.i.split:4 %trunc_ln7_1 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
cond.end8.i.i.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
cond.end8.i.i.split:6 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end8.i.i.split:7 %xor_ln15 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end8.i.i.split:8 %xor_ln15_1 = xor i1 %trunc_ln7_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.end8.i.i.split:9 %xor_ln15_2 = xor i1 %xor_ln15_1, i1 %xor_ln15

]]></Node>
<StgValue><ssdm name="xor_ln15_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="128">
<![CDATA[
cond.end8.i.i.split:12 %muxLogicData_to_store_ln104 = muxlogic i128 %send_fifo_0_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln104"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1">
<![CDATA[
cond.end8.i.i.split:13 %muxLogicAddr_to_store_ln104 = muxlogic i1 %data_temp_addr

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln104"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="128" op_1_bw="1">
<![CDATA[
cond.end8.i.i.split:14 %store_ln104 = store i128 %send_fifo_0_read, i1 %data_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="96" op_2_bw="1" op_3_bw="26" op_4_bw="5">
<![CDATA[
cond.end8.i.i.split:16 %tmp_data = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i1.i26.i5, i96 %trunc_ln108, i1 %xor_ln15_2, i26 8386560, i5 %zext_ln14

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16">
<![CDATA[
cond.end8.i.i.split:17 %muxLogicData_to_write_ln111 = muxlogic i16 %norm_tx0_V_keep_V

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln111"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1">
<![CDATA[
cond.end8.i.i.split:18 %write_ln111 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, i128 %tmp_data, i16 65535, i16 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end8.i.i.split:19 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
cond.end8.i.i.split:20 %call_ln0 = call void @send2AIE.3_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_0, i128 %data_temp, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
cond.end8.i.i.split:20 %call_ln0 = call void @send2AIE.3_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_0, i128 %data_temp, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.end8.i.i.split:21 %empty_80 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="1">
<![CDATA[
cond.end8.i.i.split:22 %MuxLogicAddr_to_data_temp_load = muxlogic i1 %data_temp_addr_1

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_load"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="1" op_1_bw="0">
<![CDATA[
cond.end8.i.i.split:23 %data_temp_load = load i1 %data_temp_addr_1

]]></Node>
<StgValue><ssdm name="data_temp_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="1" op_1_bw="0">
<![CDATA[
cond.end8.i.i.split:23 %data_temp_load = load i1 %data_temp_addr_1

]]></Node>
<StgValue><ssdm name="data_temp_load"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.end8.i.i.split:24 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %data_temp_load, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
cond.end8.i.i.split:0 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
cond.end8.i.i.split:1 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
cond.end8.i.i.split:25 %tmp_data_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="33">
<![CDATA[
cond.end8.i.i.split:26 %zext_ln98 = zext i33 %tmp_data_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16">
<![CDATA[
cond.end8.i.i.split:27 %muxLogicData_to_write_ln131 = muxlogic i16 %norm_tx0_V_keep_V

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln131"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="0" op_10_bw="0">
<![CDATA[
cond.end8.i.i.split:28 %write_ln131 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, i128 %zext_ln98, i16 255, i16 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
cond.end8.i.i.split:32 %br_ln102 = br void %cond.end8.i.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
for.end78:0 %ret_ln135 = ret

]]></Node>
<StgValue><ssdm name="ret_ln135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="send_fifo_0" dir="0" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="send_fifo_0"/></StgValue>
</port>
<port id="74" name="norm_tx0_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_tx0_V_data_V"/></StgValue>
</port>
<port id="75" name="norm_tx0_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_tx0_V_keep_V"/></StgValue>
</port>
<port id="76" name="norm_tx0_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_tx0_V_strb_V"/></StgValue>
</port>
<port id="77" name="norm_tx0_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_tx0_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="norm_tx0_V_data_V" to="specaxissidechannel_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="83" from="norm_tx0_V_keep_V" to="specaxissidechannel_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="84" from="norm_tx0_V_strb_V" to="specaxissidechannel_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specaxissidechannel_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="norm_tx0_V_last_V" to="specaxissidechannel_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_85" to="specaxissidechannel_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_85" to="specaxissidechannel_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="91" from="empty_10" to="specaxissidechannel_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="send_fifo_0" to="specmemcore_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specmemcore_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="norm_tx0_V_data_V" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="104" from="norm_tx0_V_keep_V" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="105" from="norm_tx0_V_strb_V" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="106" from="norm_tx0_V_last_V" to="specinterface_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="108" from="empty" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="117" from="empty_26" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="118" from="empty_26" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="empty_26" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="124" from="empty_26" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="125" from="empty_26" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="130" from="send_fifo_0" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="131" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="134" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="135" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="138" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="139" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="140" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="145" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="146" from="empty_26" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_149" to="data_temp" fromId="149" toId="15">
</dataflow>
<dataflow id="151" from="data_temp" to="data_temp_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="153" from="StgValue_152" to="data_temp_addr" fromId="152" toId="16">
</dataflow>
<dataflow id="154" from="StgValue_152" to="data_temp_addr" fromId="152" toId="16">
</dataflow>
<dataflow id="155" from="data_temp" to="data_temp_addr_1" fromId="15" toId="17">
</dataflow>
<dataflow id="156" from="StgValue_152" to="data_temp_addr_1" fromId="152" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_149" to="data_temp_addr_1" fromId="149" toId="17">
</dataflow>
<dataflow id="159" from="StgValue_158" to="muxLogicData_to_store_ln102" fromId="158" toId="18">
</dataflow>
<dataflow id="160" from="i" to="muxLogicAddr_to_store_ln102" fromId="10" toId="19">
</dataflow>
<dataflow id="161" from="StgValue_158" to="store_ln102" fromId="158" toId="20">
</dataflow>
<dataflow id="162" from="i" to="store_ln102" fromId="10" toId="20">
</dataflow>
<dataflow id="163" from="i" to="MuxLogicAddr_to_i_1" fromId="10" toId="22">
</dataflow>
<dataflow id="164" from="i" to="i_1" fromId="10" toId="23">
</dataflow>
<dataflow id="165" from="i_1" to="i_2" fromId="23" toId="24">
</dataflow>
<dataflow id="167" from="StgValue_166" to="i_2" fromId="166" toId="24">
</dataflow>
<dataflow id="168" from="i_1" to="icmp_ln102" fromId="23" toId="25">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln102" fromId="169" toId="25">
</dataflow>
<dataflow id="171" from="icmp_ln102" to="br_ln102" fromId="25" toId="26">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="send_fifo_0_read" fromId="172" toId="28">
</dataflow>
<dataflow id="174" from="send_fifo_0" to="send_fifo_0_read" fromId="73" toId="28">
</dataflow>
<dataflow id="175" from="send_fifo_0_read" to="trunc_ln108" fromId="28" toId="29">
</dataflow>
<dataflow id="176" from="i_2" to="muxLogicData_to_store_ln102" fromId="24" toId="30">
</dataflow>
<dataflow id="177" from="i" to="muxLogicAddr_to_store_ln102" fromId="10" toId="31">
</dataflow>
<dataflow id="178" from="i_2" to="store_ln102" fromId="24" toId="32">
</dataflow>
<dataflow id="179" from="i" to="store_ln102" fromId="10" toId="32">
</dataflow>
<dataflow id="180" from="i_1" to="header" fromId="23" toId="33">
</dataflow>
<dataflow id="181" from="header" to="zext_ln14" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="i_1" to="trunc_ln7_1" fromId="23" toId="35">
</dataflow>
<dataflow id="184" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="i_1" to="tmp" fromId="23" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_78" to="tmp" fromId="78" toId="36">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_1" fromId="183" toId="37">
</dataflow>
<dataflow id="188" from="i_1" to="tmp_1" fromId="23" toId="37">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp_1" fromId="189" toId="37">
</dataflow>
<dataflow id="191" from="tmp" to="xor_ln15" fromId="36" toId="38">
</dataflow>
<dataflow id="193" from="StgValue_192" to="xor_ln15" fromId="192" toId="38">
</dataflow>
<dataflow id="194" from="trunc_ln7_1" to="xor_ln15_1" fromId="35" toId="39">
</dataflow>
<dataflow id="195" from="tmp_1" to="xor_ln15_1" fromId="37" toId="39">
</dataflow>
<dataflow id="196" from="xor_ln15_1" to="xor_ln15_2" fromId="39" toId="40">
</dataflow>
<dataflow id="197" from="xor_ln15" to="xor_ln15_2" fromId="38" toId="40">
</dataflow>
<dataflow id="198" from="send_fifo_0_read" to="muxLogicData_to_store_ln104" fromId="28" toId="41">
</dataflow>
<dataflow id="199" from="data_temp_addr" to="muxLogicAddr_to_store_ln104" fromId="16" toId="42">
</dataflow>
<dataflow id="200" from="send_fifo_0_read" to="store_ln104" fromId="28" toId="43">
</dataflow>
<dataflow id="201" from="data_temp_addr" to="store_ln104" fromId="16" toId="43">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i128.i96.i1.i26.i5" to="tmp_data" fromId="202" toId="44">
</dataflow>
<dataflow id="204" from="trunc_ln108" to="tmp_data" fromId="29" toId="44">
</dataflow>
<dataflow id="205" from="xor_ln15_2" to="tmp_data" fromId="40" toId="44">
</dataflow>
<dataflow id="207" from="StgValue_206" to="tmp_data" fromId="206" toId="44">
</dataflow>
<dataflow id="208" from="zext_ln14" to="tmp_data" fromId="34" toId="44">
</dataflow>
<dataflow id="209" from="norm_tx0_V_keep_V" to="muxLogicData_to_write_ln111" fromId="75" toId="45">
</dataflow>
<dataflow id="211" from="_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="write_ln111" fromId="210" toId="46">
</dataflow>
<dataflow id="212" from="norm_tx0_V_data_V" to="write_ln111" fromId="74" toId="46">
</dataflow>
<dataflow id="213" from="norm_tx0_V_keep_V" to="write_ln111" fromId="75" toId="46">
</dataflow>
<dataflow id="214" from="norm_tx0_V_strb_V" to="write_ln111" fromId="76" toId="46">
</dataflow>
<dataflow id="215" from="norm_tx0_V_last_V" to="write_ln111" fromId="77" toId="46">
</dataflow>
<dataflow id="216" from="tmp_data" to="write_ln111" fromId="44" toId="46">
</dataflow>
<dataflow id="218" from="StgValue_217" to="write_ln111" fromId="217" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_219" to="write_ln111" fromId="219" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_221" to="write_ln111" fromId="221" toId="46">
</dataflow>
<dataflow id="224" from="_ssdm_op_Wait" to="empty" fromId="223" toId="47">
</dataflow>
<dataflow id="226" from="send2AIE.3_Pipeline_VITIS_LOOP_112_2" to="call_ln0" fromId="225" toId="48">
</dataflow>
<dataflow id="227" from="send_fifo_0" to="call_ln0" fromId="73" toId="48">
</dataflow>
<dataflow id="228" from="data_temp" to="call_ln0" fromId="15" toId="48">
</dataflow>
<dataflow id="229" from="norm_tx0_V_data_V" to="call_ln0" fromId="74" toId="48">
</dataflow>
<dataflow id="230" from="norm_tx0_V_keep_V" to="call_ln0" fromId="75" toId="48">
</dataflow>
<dataflow id="231" from="norm_tx0_V_strb_V" to="call_ln0" fromId="76" toId="48">
</dataflow>
<dataflow id="232" from="norm_tx0_V_last_V" to="call_ln0" fromId="77" toId="48">
</dataflow>
<dataflow id="233" from="send2AIE.3_Pipeline_VITIS_LOOP_112_2" to="call_ln0" fromId="225" toId="49">
</dataflow>
<dataflow id="234" from="send_fifo_0" to="call_ln0" fromId="73" toId="49">
</dataflow>
<dataflow id="235" from="data_temp" to="call_ln0" fromId="15" toId="49">
</dataflow>
<dataflow id="236" from="norm_tx0_V_data_V" to="call_ln0" fromId="74" toId="49">
</dataflow>
<dataflow id="237" from="norm_tx0_V_keep_V" to="call_ln0" fromId="75" toId="49">
</dataflow>
<dataflow id="238" from="norm_tx0_V_strb_V" to="call_ln0" fromId="76" toId="49">
</dataflow>
<dataflow id="239" from="norm_tx0_V_last_V" to="call_ln0" fromId="77" toId="49">
</dataflow>
<dataflow id="240" from="_ssdm_op_Wait" to="empty_80" fromId="223" toId="50">
</dataflow>
<dataflow id="241" from="data_temp_addr_1" to="MuxLogicAddr_to_data_temp_load" fromId="17" toId="51">
</dataflow>
<dataflow id="242" from="data_temp_addr_1" to="data_temp_load" fromId="17" toId="52">
</dataflow>
<dataflow id="243" from="data_temp_addr_1" to="data_temp_load" fromId="17" toId="53">
</dataflow>
<dataflow id="245" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="tmp_s" fromId="244" toId="54">
</dataflow>
<dataflow id="246" from="data_temp_load" to="tmp_s" fromId="53" toId="54">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp_s" fromId="247" toId="54">
</dataflow>
<dataflow id="250" from="StgValue_249" to="tmp_s" fromId="249" toId="54">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="251" toId="55">
</dataflow>
<dataflow id="253" from="StgValue_97" to="speclooptripcount_ln5" fromId="97" toId="55">
</dataflow>
<dataflow id="254" from="StgValue_97" to="speclooptripcount_ln5" fromId="97" toId="55">
</dataflow>
<dataflow id="255" from="StgValue_97" to="speclooptripcount_ln5" fromId="97" toId="55">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln102" fromId="256" toId="56">
</dataflow>
<dataflow id="259" from="empty_34" to="specloopname_ln102" fromId="258" toId="56">
</dataflow>
<dataflow id="261" from="_ssdm_op_BitConcatenate.i33.i1.i32" to="tmp_data_1" fromId="260" toId="57">
</dataflow>
<dataflow id="262" from="StgValue_221" to="tmp_data_1" fromId="221" toId="57">
</dataflow>
<dataflow id="263" from="tmp_s" to="tmp_data_1" fromId="54" toId="57">
</dataflow>
<dataflow id="264" from="tmp_data_1" to="zext_ln98" fromId="57" toId="58">
</dataflow>
<dataflow id="265" from="norm_tx0_V_keep_V" to="muxLogicData_to_write_ln131" fromId="75" toId="59">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="write_ln131" fromId="210" toId="60">
</dataflow>
<dataflow id="267" from="norm_tx0_V_data_V" to="write_ln131" fromId="74" toId="60">
</dataflow>
<dataflow id="268" from="norm_tx0_V_keep_V" to="write_ln131" fromId="75" toId="60">
</dataflow>
<dataflow id="269" from="norm_tx0_V_strb_V" to="write_ln131" fromId="76" toId="60">
</dataflow>
<dataflow id="270" from="norm_tx0_V_last_V" to="write_ln131" fromId="77" toId="60">
</dataflow>
<dataflow id="271" from="zext_ln98" to="write_ln131" fromId="58" toId="60">
</dataflow>
<dataflow id="273" from="StgValue_272" to="write_ln131" fromId="272" toId="60">
</dataflow>
<dataflow id="274" from="StgValue_219" to="write_ln131" fromId="219" toId="60">
</dataflow>
<dataflow id="275" from="StgValue_192" to="write_ln131" fromId="192" toId="60">
</dataflow>
<dataflow id="276" from="icmp_ln102" to="StgValue_2" fromId="25" toId="2">
</dataflow>
</dataflows>


</stg>
