// Seed: 2571924125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    output tri0 id_0,
    input  tri0 id_1
);
  logic [7:0] id_3;
  parameter id_4 = -1;
  parameter id_5 = id_4;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  logic id_7 = id_3[1'b0==id_4];
endmodule
