; PlatformIO Project Configuration File
;
;   Build options: build flags, source filter, extra scripting
;   Upload options: custom port, speed and extra flags
;   Library options: dependencies, extra library storages
;
; Please visit documentation for the other options and examples
; http://docs.platformio.org/page/projectconf.html

[env:swervolf_nexys]
platform = chipsalliance
board = swervolf_nexys
framework = wd-riscv-sdk

monitor_speed = 115200

#debug_tool = whisper

#board_build.bitstream_file = /home/dani/RVfpga_EL2/RVfpga_NexysA7-DDR/src/rvfpganexys.bit

board_build.bitstream_file = /home/reece/rvfpga/RVfpgaEL2/RVfpga_Boolean/bit_files/proj_1/impl_2/rvfpgaboolean.bit

#board_debug.verilator.binary = /home/reece/rvfpga/RVfpgaEL2/RVfpga_Boolean/Simulators/verilatorSIM_Trace/OriginalBinaries/Vrvfpgasim_Ubuntu22

# board_debug.verilator.binary = /home/reece/rvfpga/RVfpgaEL2/RVfpga_Boolean/Simulators/verilatorSIM_Pipeline/OriginalBinaries/Vrvfpgasim_Ubuntu22

board_debug.verilator.binary = /home/reece/rvfpga/RVfpgaEL2/RVfpga_Boolean/Simulators/verilatorSIM_Pipeline/Vrvfpgasim

