
// AUTO GENERATED, DON'T MANUALLY EDIT!!
// (C) Copyright Axelera AI 2024
// All Rights Reserved
// *** Axelera AI Confidential ***
//
// Description: Automatic generated package with start addresses of address map
// Owner: hw/scripts/addr_map

`ifndef AIPU_ADDR_MAP_PKG_SV
`define AIPU_ADDR_MAP_PKG_SV

package aipu_addr_map_pkg;


    parameter logic [39:0] APU_ST_ADDR = 'h000000000000;
    parameter logic [39:0] APU_END_ADDR = 'h000001FFFFFF;

    parameter logic [39:0] APU_RESERVED_0_ST_ADDR = 'h000000000000;
    parameter logic [39:0] APU_RESERVED_0_END_ADDR = 'h00000000FFFF;

    parameter logic [39:0] APU_BOOTROM_ST_ADDR = 'h000000010000;
    parameter logic [39:0] APU_BOOTROM_END_ADDR = 'h00000001FFFF;

    parameter logic [39:0] APU_CSRS_ST_ADDR = 'h000000020000;
    parameter logic [39:0] APU_CSRS_END_ADDR = 'h00000002FFFF;

    parameter logic [39:0] APU_DMA_ST_ADDR = 'h000000030000;
    parameter logic [39:0] APU_DMA_END_ADDR = 'h00000003FFFF;

    parameter logic [39:0] APU_MAILBOX_ST_ADDR = 'h000000040000;
    parameter logic [39:0] APU_MAILBOX_END_ADDR = 'h00000004FFFF;

    parameter logic [39:0] APU_TOKEN_MANAGER_ST_ADDR = 'h000000050000;
    parameter logic [39:0] APU_TOKEN_MANAGER_END_ADDR = 'h00000005FFFF;

    parameter logic [39:0] APU_PLMT_ST_ADDR = 'h000000060000;
    parameter logic [39:0] APU_PLMT_END_ADDR = 'h00000006FFFF;

    parameter logic [39:0] APU_AX65_L2C_REGISTER_BASE_ST_ADDR = 'h000000070000;
    parameter logic [39:0] APU_AX65_L2C_REGISTER_BASE_END_ADDR = 'h00000007FFFF;

    parameter logic [39:0] APU_RESERVED_1_ST_ADDR = 'h000000080000;
    parameter logic [39:0] APU_RESERVED_1_END_ADDR = 'h0000003FFFFF;

    parameter logic [39:0] APU_PLIC_ST_ADDR = 'h000000400000;
    parameter logic [39:0] APU_PLIC_END_ADDR = 'h0000007FFFFF;

    parameter logic [39:0] APU_SW_PLIC_ST_ADDR = 'h000000800000;
    parameter logic [39:0] APU_SW_PLIC_END_ADDR = 'h000000BFFFFF;

    parameter logic [39:0] APU_RESERVED_2_ST_ADDR = 'h000000C00000;
    parameter logic [39:0] APU_RESERVED_2_END_ADDR = 'h000001FFFFFF;

    parameter logic [39:0] SOC_MGMT_ST_ADDR = 'h000002000000;
    parameter logic [39:0] SOC_MGMT_END_ADDR = 'h000002FFFFFF;

    parameter logic [39:0] SOC_MGMT_ROT_KSE_ST_ADDR = 'h000002000000;
    parameter logic [39:0] SOC_MGMT_ROT_KSE_END_ADDR = 'h00000202FFFF;

    parameter logic [39:0] SOC_MGMT_TMS_ST_ADDR = 'h000002030000;
    parameter logic [39:0] SOC_MGMT_TMS_END_ADDR = 'h00000203FFFF;

    parameter logic [39:0] SOC_MGMT_ROT_AO_ST_ADDR = 'h000002040000;
    parameter logic [39:0] SOC_MGMT_ROT_AO_END_ADDR = 'h00000204FFFF;

    parameter logic [39:0] SOC_MGMT_OTP_HOST_ST_ADDR = 'h000002050000;
    parameter logic [39:0] SOC_MGMT_OTP_HOST_END_ADDR = 'h00000205FFFF;

    parameter logic [39:0] SOC_MGMT_RTC_ST_ADDR = 'h000002060000;
    parameter logic [39:0] SOC_MGMT_RTC_END_ADDR = 'h00000206FFFF;

    parameter logic [39:0] SOC_MGMT_WATCHDOG_ST_ADDR = 'h000002070000;
    parameter logic [39:0] SOC_MGMT_WATCHDOG_END_ADDR = 'h00000207FFFF;

    parameter logic [39:0] SOC_MGMT_DEBUG_ST_ADDR = 'h000002080000;
    parameter logic [39:0] SOC_MGMT_DEBUG_END_ADDR = 'h00000208FFFF;

    parameter logic [39:0] SOC_MGMT_MBIST_ST_ADDR = 'h000002090000;
    parameter logic [39:0] SOC_MGMT_MBIST_END_ADDR = 'h00000209FFFF;

    parameter logic [39:0] SOC_MGMT_RESERVED_0_ST_ADDR = 'h0000020A0000;
    parameter logic [39:0] SOC_MGMT_RESERVED_0_END_ADDR = 'h000002FFFFFF;

    parameter logic [39:0] SOC_PERIPH_ST_ADDR = 'h000003000000;
    parameter logic [39:0] SOC_PERIPH_END_ADDR = 'h000003FFFFFF;

    parameter logic [39:0] SOC_PERIPH_TIMER_ST_ADDR = 'h000003000000;
    parameter logic [39:0] SOC_PERIPH_TIMER_END_ADDR = 'h00000300FFFF;

    parameter logic [39:0] SOC_PERIPH_I2C_0_ST_ADDR = 'h000003010000;
    parameter logic [39:0] SOC_PERIPH_I2C_0_END_ADDR = 'h00000301FFFF;

    parameter logic [39:0] SOC_PERIPH_I2C_1_ST_ADDR = 'h000003020000;
    parameter logic [39:0] SOC_PERIPH_I2C_1_END_ADDR = 'h00000302FFFF;

    parameter logic [39:0] SOC_PERIPH_GPIO_ST_ADDR = 'h000003030000;
    parameter logic [39:0] SOC_PERIPH_GPIO_END_ADDR = 'h00000303FFFF;

    parameter logic [39:0] SOC_PERIPH_SPI_ST_ADDR = 'h000003040000;
    parameter logic [39:0] SOC_PERIPH_SPI_END_ADDR = 'h00000304FFFF;

    parameter logic [39:0] SOC_PERIPH_EMMC_ST_ADDR = 'h000003050000;
    parameter logic [39:0] SOC_PERIPH_EMMC_END_ADDR = 'h00000305FFFF;

    parameter logic [39:0] SOC_PERIPH_UART_ST_ADDR = 'h000003060000;
    parameter logic [39:0] SOC_PERIPH_UART_END_ADDR = 'h00000306FFFF;

    parameter logic [39:0] SOC_PERIPH_RESERVED_0_ST_ADDR = 'h000003070000;
    parameter logic [39:0] SOC_PERIPH_RESERVED_0_END_ADDR = 'h000003FFFFFF;

    parameter logic [39:0] PCIE_ST_ADDR = 'h000004000000;
    parameter logic [39:0] PCIE_END_ADDR = 'h0000044FFFFF;

    parameter logic [39:0] PCIE_DBI_SLAVE_ST_ADDR = 'h000004000000;
    parameter logic [39:0] PCIE_DBI_SLAVE_END_ADDR = 'h0000043FFFFF;

    parameter logic [39:0] PCIE_APB_CFG_ST_ADDR = 'h000004400000;
    parameter logic [39:0] PCIE_APB_CFG_END_ADDR = 'h0000044FFFFF;

    parameter logic [39:0] PCIE_APB_CFG_PHY_INTERNAL_ST_ADDR = 'h000004400000;
    parameter logic [39:0] PCIE_APB_CFG_PHY_INTERNAL_END_ADDR = 'h00000443FFFF;

    parameter logic [39:0] PCIE_APB_CFG_GEN_CTRL_ST_ADDR = 'h000004440000;
    parameter logic [39:0] PCIE_APB_CFG_GEN_CTRL_END_ADDR = 'h000004440FFF;

    parameter logic [39:0] PCIE_APB_CFG_SII_CTRL_ST_ADDR = 'h000004441000;
    parameter logic [39:0] PCIE_APB_CFG_SII_CTRL_END_ADDR = 'h000004441FFF;

    parameter logic [39:0] PCIE_APB_CFG_PHY_CTRL_ST_ADDR = 'h000004442000;
    parameter logic [39:0] PCIE_APB_CFG_PHY_CTRL_END_ADDR = 'h000004442FFF;

    parameter logic [39:0] PCIE_APB_CFG_RESERVED_0_ST_ADDR = 'h000004443000;
    parameter logic [39:0] PCIE_APB_CFG_RESERVED_0_END_ADDR = 'h0000044FFFFF;

    parameter logic [39:0] NOC_ST_ADDR = 'h000004500000;
    parameter logic [39:0] NOC_END_ADDR = 'h000004FFFFFF;

    parameter logic [39:0] NOC_SERVICE_ST_ADDR = 'h000004500000;
    parameter logic [39:0] NOC_SERVICE_END_ADDR = 'h00000450FFFF;

    parameter logic [39:0] NOC_OBSERVER_ST_ADDR = 'h000004510000;
    parameter logic [39:0] NOC_OBSERVER_END_ADDR = 'h00000451FFFF;

    parameter logic [39:0] NOC_RESERVED_0_ST_ADDR = 'h000004520000;
    parameter logic [39:0] NOC_RESERVED_0_END_ADDR = 'h000004FFFFFF;

    parameter logic [39:0] SYS_CFG_ST_ADDR = 'h000005000000;
    parameter logic [39:0] SYS_CFG_END_ADDR = 'h000005FFFFFF;

    parameter logic [39:0] SYS_CFG_AICORE_0_AO_CSR_ST_ADDR = 'h000005000000;
    parameter logic [39:0] SYS_CFG_AICORE_0_AO_CSR_END_ADDR = 'h00000500FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_1_AO_CSR_ST_ADDR = 'h000005010000;
    parameter logic [39:0] SYS_CFG_AICORE_1_AO_CSR_END_ADDR = 'h00000501FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_2_AO_CSR_ST_ADDR = 'h000005020000;
    parameter logic [39:0] SYS_CFG_AICORE_2_AO_CSR_END_ADDR = 'h00000502FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_3_AO_CSR_ST_ADDR = 'h000005030000;
    parameter logic [39:0] SYS_CFG_AICORE_3_AO_CSR_END_ADDR = 'h00000503FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_4_AO_CSR_ST_ADDR = 'h000005040000;
    parameter logic [39:0] SYS_CFG_AICORE_4_AO_CSR_END_ADDR = 'h00000504FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_5_AO_CSR_ST_ADDR = 'h000005050000;
    parameter logic [39:0] SYS_CFG_AICORE_5_AO_CSR_END_ADDR = 'h00000505FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_6_AO_CSR_ST_ADDR = 'h000005060000;
    parameter logic [39:0] SYS_CFG_AICORE_6_AO_CSR_END_ADDR = 'h00000506FFFF;

    parameter logic [39:0] SYS_CFG_AICORE_7_AO_CSR_ST_ADDR = 'h000005070000;
    parameter logic [39:0] SYS_CFG_AICORE_7_AO_CSR_END_ADDR = 'h00000507FFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_0_AO_CSR_ST_ADDR = 'h000005080000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_0_AO_CSR_END_ADDR = 'h00000508FFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_1_AO_CSR_ST_ADDR = 'h000005090000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_1_AO_CSR_END_ADDR = 'h00000509FFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_2_AO_CSR_ST_ADDR = 'h0000050A0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_2_AO_CSR_END_ADDR = 'h0000050AFFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_3_AO_CSR_ST_ADDR = 'h0000050B0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_3_AO_CSR_END_ADDR = 'h0000050BFFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_4_AO_CSR_ST_ADDR = 'h0000050C0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_4_AO_CSR_END_ADDR = 'h0000050CFFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_5_AO_CSR_ST_ADDR = 'h0000050D0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_5_AO_CSR_END_ADDR = 'h0000050DFFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_6_AO_CSR_ST_ADDR = 'h0000050E0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_6_AO_CSR_END_ADDR = 'h0000050EFFFF;

    parameter logic [39:0] SYS_CFG_L2_MODULE_7_AO_CSR_ST_ADDR = 'h0000050F0000;
    parameter logic [39:0] SYS_CFG_L2_MODULE_7_AO_CSR_END_ADDR = 'h0000050FFFFF;

    parameter logic [39:0] SYS_CFG_DDR_0_AO_CSR_ST_ADDR = 'h000005100000;
    parameter logic [39:0] SYS_CFG_DDR_0_AO_CSR_END_ADDR = 'h00000510FFFF;

    parameter logic [39:0] SYS_CFG_DDR_1_AO_CSR_ST_ADDR = 'h000005110000;
    parameter logic [39:0] SYS_CFG_DDR_1_AO_CSR_END_ADDR = 'h00000511FFFF;

    parameter logic [39:0] SYS_CFG_DDR_2_AO_CSR_ST_ADDR = 'h000005120000;
    parameter logic [39:0] SYS_CFG_DDR_2_AO_CSR_END_ADDR = 'h00000512FFFF;

    parameter logic [39:0] SYS_CFG_DDR_3_AO_CSR_ST_ADDR = 'h000005130000;
    parameter logic [39:0] SYS_CFG_DDR_3_AO_CSR_END_ADDR = 'h00000513FFFF;

    parameter logic [39:0] SYS_CFG_DDR_4_AO_CSR_ST_ADDR = 'h000005140000;
    parameter logic [39:0] SYS_CFG_DDR_4_AO_CSR_END_ADDR = 'h00000514FFFF;

    parameter logic [39:0] SYS_CFG_DDR_5_AO_CSR_ST_ADDR = 'h000005150000;
    parameter logic [39:0] SYS_CFG_DDR_5_AO_CSR_END_ADDR = 'h00000515FFFF;

    parameter logic [39:0] SYS_CFG_DDR_6_AO_CSR_ST_ADDR = 'h000005160000;
    parameter logic [39:0] SYS_CFG_DDR_6_AO_CSR_END_ADDR = 'h00000516FFFF;

    parameter logic [39:0] SYS_CFG_DDR_7_AO_CSR_ST_ADDR = 'h000005170000;
    parameter logic [39:0] SYS_CFG_DDR_7_AO_CSR_END_ADDR = 'h00000517FFFF;

    parameter logic [39:0] SYS_CFG_SYS_SPM_AO_CSR_ST_ADDR = 'h000005180000;
    parameter logic [39:0] SYS_CFG_SYS_SPM_AO_CSR_END_ADDR = 'h00000518FFFF;

    parameter logic [39:0] SYS_CFG_APU_AO_CSR_ST_ADDR = 'h000005190000;
    parameter logic [39:0] SYS_CFG_APU_AO_CSR_END_ADDR = 'h00000519FFFF;

    parameter logic [39:0] SYS_CFG_DDR_WEST_PLL_AO_CSR_ST_ADDR = 'h0000051A0000;
    parameter logic [39:0] SYS_CFG_DDR_WEST_PLL_AO_CSR_END_ADDR = 'h0000051AFFFF;

    parameter logic [39:0] SYS_CFG_SOC_PERIPH_AO_CSR_ST_ADDR = 'h0000051B0000;
    parameter logic [39:0] SYS_CFG_SOC_PERIPH_AO_CSR_END_ADDR = 'h0000051BFFFF;

    parameter logic [39:0] SYS_CFG_SDMA_0_AO_CSR_ST_ADDR = 'h0000051C0000;
    parameter logic [39:0] SYS_CFG_SDMA_0_AO_CSR_END_ADDR = 'h0000051CFFFF;

    parameter logic [39:0] SYS_CFG_SDMA_1_AO_CSR_ST_ADDR = 'h0000051D0000;
    parameter logic [39:0] SYS_CFG_SDMA_1_AO_CSR_END_ADDR = 'h0000051DFFFF;

    parameter logic [39:0] SYS_CFG_PCIE_AO_CSR_ST_ADDR = 'h0000051E0000;
    parameter logic [39:0] SYS_CFG_PCIE_AO_CSR_END_ADDR = 'h0000051EFFFF;

    parameter logic [39:0] SYS_CFG_DECODER_AO_CSR_ST_ADDR = 'h0000051F0000;
    parameter logic [39:0] SYS_CFG_DECODER_AO_CSR_END_ADDR = 'h0000051FFFFF;

    parameter logic [39:0] SYS_CFG_PVE_0_AO_CSR_ST_ADDR = 'h000005200000;
    parameter logic [39:0] SYS_CFG_PVE_0_AO_CSR_END_ADDR = 'h00000520FFFF;

    parameter logic [39:0] SYS_CFG_PVE_1_AO_CSR_ST_ADDR = 'h000005210000;
    parameter logic [39:0] SYS_CFG_PVE_1_AO_CSR_END_ADDR = 'h00000521FFFF;

    parameter logic [39:0] SYS_CFG_RESERVED_0_ST_ADDR = 'h000005220000;
    parameter logic [39:0] SYS_CFG_RESERVED_0_END_ADDR = 'h0000052FFFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_ST_ADDR = 'h000005300000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_END_ADDR = 'h00000537FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_CLOCK_GEN_CSR_ST_ADDR = 'h000005300000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_CLOCK_GEN_CSR_END_ADDR = 'h00000530FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_RESET_GEN_CSR_ST_ADDR = 'h000005310000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_RESET_GEN_CSR_END_ADDR = 'h00000531FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_NOC_AO_CSR_ST_ADDR = 'h000005320000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_NOC_AO_CSR_END_ADDR = 'h00000532FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_MISC_AO_CSR_ST_ADDR = 'h000005330000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_MISC_AO_CSR_END_ADDR = 'h00000533FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_DLM_CSR_ST_ADDR = 'h000005340000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_DLM_CSR_END_ADDR = 'h00000534FFFF;

    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_RESERVED_0_ST_ADDR = 'h000005350000;
    parameter logic [39:0] SYS_CFG_SOC_MGMT_AO_CSR_RESERVED_0_END_ADDR = 'h00000537FFFF;

    parameter logic [39:0] SYS_CFG_RESERVED_1_ST_ADDR = 'h000005380000;
    parameter logic [39:0] SYS_CFG_RESERVED_1_END_ADDR = 'h000005FFFFFF;

    parameter logic [39:0] SDMA_0_ST_ADDR = 'h000006000000;
    parameter logic [39:0] SDMA_0_END_ADDR = 'h00000607FFFF;

    parameter logic [39:0] SDMA_0_DMA_ST_ADDR = 'h000006000000;
    parameter logic [39:0] SDMA_0_DMA_END_ADDR = 'h00000603FFFF;

    parameter logic [39:0] SDMA_0_DMA_MMU_ST_ADDR = 'h000006000000;
    parameter logic [39:0] SDMA_0_DMA_MMU_END_ADDR = 'h00000600FFFF;

    parameter logic [39:0] SDMA_0_DMA_COMMON_ST_ADDR = 'h000006010000;
    parameter logic [39:0] SDMA_0_DMA_COMMON_END_ADDR = 'h00000601FFFF;

    parameter logic [39:0] SDMA_0_DMA_CHANNELS_ST_ADDR = 'h000006020000;
    parameter logic [39:0] SDMA_0_DMA_CHANNELS_END_ADDR = 'h00000602FFFF;

    parameter logic [39:0] SDMA_0_DMA_RESERVED_ST_ADDR = 'h000006030000;
    parameter logic [39:0] SDMA_0_DMA_RESERVED_END_ADDR = 'h00000603FFFF;

    parameter logic [39:0] SDMA_0_CSR_ST_ADDR = 'h000006040000;
    parameter logic [39:0] SDMA_0_CSR_END_ADDR = 'h00000604FFFF;

    parameter logic [39:0] SDMA_0_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000006050000;
    parameter logic [39:0] SDMA_0_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00000605FFFF;

    parameter logic [39:0] SDMA_0_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000006060000;
    parameter logic [39:0] SDMA_0_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00000606FFFF;

    parameter logic [39:0] SDMA_0_TOKEN_MANAGER_ST_ADDR = 'h000006070000;
    parameter logic [39:0] SDMA_0_TOKEN_MANAGER_END_ADDR = 'h00000607FFFF;

    parameter logic [39:0] SDMA_1_ST_ADDR = 'h000006080000;
    parameter logic [39:0] SDMA_1_END_ADDR = 'h0000060FFFFF;

    parameter logic [39:0] SDMA_1_DMA_ST_ADDR = 'h000006080000;
    parameter logic [39:0] SDMA_1_DMA_END_ADDR = 'h0000060BFFFF;

    parameter logic [39:0] SDMA_1_DMA_MMU_ST_ADDR = 'h000006080000;
    parameter logic [39:0] SDMA_1_DMA_MMU_END_ADDR = 'h00000608FFFF;

    parameter logic [39:0] SDMA_1_DMA_COMMON_ST_ADDR = 'h000006090000;
    parameter logic [39:0] SDMA_1_DMA_COMMON_END_ADDR = 'h00000609FFFF;

    parameter logic [39:0] SDMA_1_DMA_CHANNELS_ST_ADDR = 'h0000060A0000;
    parameter logic [39:0] SDMA_1_DMA_CHANNELS_END_ADDR = 'h0000060AFFFF;

    parameter logic [39:0] SDMA_1_DMA_RESERVED_ST_ADDR = 'h0000060B0000;
    parameter logic [39:0] SDMA_1_DMA_RESERVED_END_ADDR = 'h0000060BFFFF;

    parameter logic [39:0] SDMA_1_CSR_ST_ADDR = 'h0000060C0000;
    parameter logic [39:0] SDMA_1_CSR_END_ADDR = 'h0000060CFFFF;

    parameter logic [39:0] SDMA_1_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h0000060D0000;
    parameter logic [39:0] SDMA_1_TIMESTAMP_UNIT_CSR_END_ADDR = 'h0000060DFFFF;

    parameter logic [39:0] SDMA_1_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h0000060E0000;
    parameter logic [39:0] SDMA_1_TIMESTAMP_UNIT_MEM_END_ADDR = 'h0000060EFFFF;

    parameter logic [39:0] SDMA_1_TOKEN_MANAGER_ST_ADDR = 'h0000060F0000;
    parameter logic [39:0] SDMA_1_TOKEN_MANAGER_END_ADDR = 'h0000060FFFFF;

    parameter logic [39:0] RESERVED_0_ST_ADDR = 'h000006100000;
    parameter logic [39:0] RESERVED_0_END_ADDR = 'h000006FFFFFF;

    parameter logic [39:0] SYS_SPM_ST_ADDR = 'h000007000000;
    parameter logic [39:0] SYS_SPM_END_ADDR = 'h0000077FFFFF;

    parameter logic [39:0] RESERVED_1_ST_ADDR = 'h000007800000;
    parameter logic [39:0] RESERVED_1_END_ADDR = 'h000007FFFFFF;

    parameter logic [39:0] L2_ST_ADDR = 'h000008000000;
    parameter logic [39:0] L2_END_ADDR = 'h00000FFFFFFF;

    parameter logic [39:0] L2_MODULE_0_ST_ADDR = 'h000008000000;
    parameter logic [39:0] L2_MODULE_0_END_ADDR = 'h000008FFFFFF;

    parameter logic [39:0] L2_MODULE_1_ST_ADDR = 'h000009000000;
    parameter logic [39:0] L2_MODULE_1_END_ADDR = 'h000009FFFFFF;

    parameter logic [39:0] L2_MODULE_2_ST_ADDR = 'h00000A000000;
    parameter logic [39:0] L2_MODULE_2_END_ADDR = 'h00000AFFFFFF;

    parameter logic [39:0] L2_MODULE_3_ST_ADDR = 'h00000B000000;
    parameter logic [39:0] L2_MODULE_3_END_ADDR = 'h00000BFFFFFF;

    parameter logic [39:0] L2_MODULE_4_ST_ADDR = 'h00000C000000;
    parameter logic [39:0] L2_MODULE_4_END_ADDR = 'h00000CFFFFFF;

    parameter logic [39:0] L2_MODULE_5_ST_ADDR = 'h00000D000000;
    parameter logic [39:0] L2_MODULE_5_END_ADDR = 'h00000DFFFFFF;

    parameter logic [39:0] L2_MODULE_6_ST_ADDR = 'h00000E000000;
    parameter logic [39:0] L2_MODULE_6_END_ADDR = 'h00000EFFFFFF;

    parameter logic [39:0] L2_MODULE_7_ST_ADDR = 'h00000F000000;
    parameter logic [39:0] L2_MODULE_7_END_ADDR = 'h00000FFFFFFF;

    parameter logic [39:0] AICORE_0_ST_ADDR = 'h000010000000;
    parameter logic [39:0] AICORE_0_END_ADDR = 'h00001FFFFFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_ST_ADDR = 'h000010000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_END_ADDR = 'h000011FFFFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000010000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000010FFFFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000010000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00001000FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000010010000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00001001FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000010020000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00001003FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000010020000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00001002FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000010030000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00001003FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000010040000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00001005FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000010040000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00001004FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000010050000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00001005FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000010060000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00001006FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000010070000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000010FFFFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ST_ADDR = 'h000011000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_END_ADDR = 'h000011FFFFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000011000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00001101FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000011000000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00001100FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000011010000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00001101FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000011020000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00001102FFFF;

    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000011030000;
    parameter logic [39:0] AICORE_0_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000011FFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_ST_ADDR = 'h000012000000;
    parameter logic [39:0] AICORE_0_DATAPATH_END_ADDR = 'h000013FFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_ST_ADDR = 'h000012000000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_END_ADDR = 'h0000127FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_ST_ADDR = 'h000012000000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_END_ADDR = 'h0000121FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000012000000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00001200FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000012010000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00001201FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000012020000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00001202FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000012030000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00001203FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000012040000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00001204FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000012050000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00001205FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000012060000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00001206FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000012070000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00001207FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000012080000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000121FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_ST_ADDR = 'h000012200000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_END_ADDR = 'h0000123FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000012200000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00001220FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000012210000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00001221FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000012220000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00001222FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000012230000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00001223FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000012240000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000123FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_ST_ADDR = 'h000012400000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_END_ADDR = 'h0000125FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000012400000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00001240FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000012410000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00001241FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000012420000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00001242FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000012430000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000125FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_ST_ADDR = 'h000012600000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_END_ADDR = 'h0000127FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000012600000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00001260FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000012610000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00001261FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000012620000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00001262FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000012630000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00001263FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000012640000;
    parameter logic [39:0] AICORE_0_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000127FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_ST_ADDR = 'h000012800000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_END_ADDR = 'h000012FFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_ST_ADDR = 'h000012800000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_END_ADDR = 'h0000129FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000012800000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00001280FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000012810000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00001281FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000012820000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00001282FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000012830000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00001283FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000012840000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00001284FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000012850000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00001285FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000012860000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00001286FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000012870000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00001287FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000012880000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000129FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_ST_ADDR = 'h000012A00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_END_ADDR = 'h000012BFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000012A00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000012A0FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000012A10000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000012A1FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000012A20000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000012A2FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000012A30000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000012A3FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000012A40000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000012BFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_ST_ADDR = 'h000012C00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_END_ADDR = 'h000012DFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000012C00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000012C0FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000012C10000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000012C1FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000012C20000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000012C2FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000012C30000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000012DFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000012E00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_END_ADDR = 'h000012FFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000012E00000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000012E0FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000012E10000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000012E1FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000012E20000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000012E2FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000012E30000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000012E3FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000012E40000;
    parameter logic [39:0] AICORE_0_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000012FFFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000013000000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000137FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000013000000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000131FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000013000000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00001300FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000013010000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00001301FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000013020000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00001302FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000013030000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00001303FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000013040000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00001304FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000013050000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00001305FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000013060000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00001306FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000013070000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00001307FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000013080000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000131FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000013200000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000133FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000013200000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00001320FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000013210000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00001321FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000013220000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00001322FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000013230000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00001323FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000013240000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000133FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000013400000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000135FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000013400000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00001340FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000013410000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00001341FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000013420000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00001342FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000013430000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000135FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000013600000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000137FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000013600000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00001360FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000013610000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00001361FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000013620000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00001362FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000013630000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00001363FFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000013640000;
    parameter logic [39:0] AICORE_0_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000137FFFFF;

    parameter logic [39:0] AICORE_0_DATAPATH_RESERVED_ST_ADDR = 'h000013800000;
    parameter logic [39:0] AICORE_0_DATAPATH_RESERVED_END_ADDR = 'h000013FFFFFF;

    parameter logic [39:0] AICORE_0_SPM_ST_ADDR = 'h000014000000;
    parameter logic [39:0] AICORE_0_SPM_END_ADDR = 'h00001407FFFF;

    parameter logic [39:0] AICORE_0_RESERVED_0_ST_ADDR = 'h000014080000;
    parameter logic [39:0] AICORE_0_RESERVED_0_END_ADDR = 'h000017FFFFFF;

    parameter logic [39:0] AICORE_0_L1_ST_ADDR = 'h000018000000;
    parameter logic [39:0] AICORE_0_L1_END_ADDR = 'h0000183FFFFF;

    parameter logic [39:0] AICORE_0_RESERVED_1_ST_ADDR = 'h000018400000;
    parameter logic [39:0] AICORE_0_RESERVED_1_END_ADDR = 'h00001FFFFFFF;

    parameter logic [39:0] AICORE_1_ST_ADDR = 'h000020000000;
    parameter logic [39:0] AICORE_1_END_ADDR = 'h00002FFFFFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_ST_ADDR = 'h000020000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_END_ADDR = 'h000021FFFFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000020000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000020FFFFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000020000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00002000FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000020010000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00002001FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000020020000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00002003FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000020020000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00002002FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000020030000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00002003FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000020040000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00002005FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000020040000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00002004FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000020050000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00002005FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000020060000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00002006FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000020070000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000020FFFFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ST_ADDR = 'h000021000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_END_ADDR = 'h000021FFFFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000021000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00002101FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000021000000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00002100FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000021010000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00002101FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000021020000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00002102FFFF;

    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000021030000;
    parameter logic [39:0] AICORE_1_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000021FFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_ST_ADDR = 'h000022000000;
    parameter logic [39:0] AICORE_1_DATAPATH_END_ADDR = 'h000023FFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_ST_ADDR = 'h000022000000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_END_ADDR = 'h0000227FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_ST_ADDR = 'h000022000000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_END_ADDR = 'h0000221FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000022000000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00002200FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000022010000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00002201FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000022020000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00002202FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000022030000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00002203FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000022040000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00002204FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000022050000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00002205FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000022060000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00002206FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000022070000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00002207FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000022080000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000221FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_ST_ADDR = 'h000022200000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_END_ADDR = 'h0000223FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000022200000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00002220FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000022210000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00002221FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000022220000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00002222FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000022230000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00002223FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000022240000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000223FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_ST_ADDR = 'h000022400000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_END_ADDR = 'h0000225FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000022400000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00002240FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000022410000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00002241FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000022420000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00002242FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000022430000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000225FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_ST_ADDR = 'h000022600000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_END_ADDR = 'h0000227FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000022600000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00002260FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000022610000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00002261FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000022620000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00002262FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000022630000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00002263FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000022640000;
    parameter logic [39:0] AICORE_1_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000227FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_ST_ADDR = 'h000022800000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_END_ADDR = 'h000022FFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_ST_ADDR = 'h000022800000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_END_ADDR = 'h0000229FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000022800000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00002280FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000022810000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00002281FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000022820000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00002282FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000022830000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00002283FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000022840000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00002284FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000022850000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00002285FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000022860000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00002286FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000022870000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00002287FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000022880000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000229FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_ST_ADDR = 'h000022A00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_END_ADDR = 'h000022BFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000022A00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000022A0FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000022A10000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000022A1FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000022A20000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000022A2FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000022A30000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000022A3FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000022A40000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000022BFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_ST_ADDR = 'h000022C00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_END_ADDR = 'h000022DFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000022C00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000022C0FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000022C10000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000022C1FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000022C20000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000022C2FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000022C30000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000022DFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000022E00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_END_ADDR = 'h000022FFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000022E00000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000022E0FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000022E10000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000022E1FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000022E20000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000022E2FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000022E30000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000022E3FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000022E40000;
    parameter logic [39:0] AICORE_1_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000022FFFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000023000000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000237FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000023000000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000231FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000023000000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00002300FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000023010000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00002301FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000023020000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00002302FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000023030000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00002303FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000023040000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00002304FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000023050000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00002305FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000023060000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00002306FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000023070000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00002307FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000023080000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000231FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000023200000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000233FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000023200000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00002320FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000023210000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00002321FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000023220000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00002322FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000023230000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00002323FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000023240000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000233FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000023400000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000235FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000023400000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00002340FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000023410000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00002341FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000023420000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00002342FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000023430000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000235FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000023600000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000237FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000023600000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00002360FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000023610000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00002361FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000023620000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00002362FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000023630000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00002363FFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000023640000;
    parameter logic [39:0] AICORE_1_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000237FFFFF;

    parameter logic [39:0] AICORE_1_DATAPATH_RESERVED_ST_ADDR = 'h000023800000;
    parameter logic [39:0] AICORE_1_DATAPATH_RESERVED_END_ADDR = 'h000023FFFFFF;

    parameter logic [39:0] AICORE_1_SPM_ST_ADDR = 'h000024000000;
    parameter logic [39:0] AICORE_1_SPM_END_ADDR = 'h00002407FFFF;

    parameter logic [39:0] AICORE_1_RESERVED_0_ST_ADDR = 'h000024080000;
    parameter logic [39:0] AICORE_1_RESERVED_0_END_ADDR = 'h000027FFFFFF;

    parameter logic [39:0] AICORE_1_L1_ST_ADDR = 'h000028000000;
    parameter logic [39:0] AICORE_1_L1_END_ADDR = 'h0000283FFFFF;

    parameter logic [39:0] AICORE_1_RESERVED_1_ST_ADDR = 'h000028400000;
    parameter logic [39:0] AICORE_1_RESERVED_1_END_ADDR = 'h00002FFFFFFF;

    parameter logic [39:0] AICORE_2_ST_ADDR = 'h000030000000;
    parameter logic [39:0] AICORE_2_END_ADDR = 'h00003FFFFFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_ST_ADDR = 'h000030000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_END_ADDR = 'h000031FFFFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000030000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000030FFFFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000030000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00003000FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000030010000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00003001FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000030020000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00003003FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000030020000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00003002FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000030030000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00003003FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000030040000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00003005FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000030040000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00003004FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000030050000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00003005FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000030060000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00003006FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000030070000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000030FFFFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ST_ADDR = 'h000031000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_END_ADDR = 'h000031FFFFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000031000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00003101FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000031000000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00003100FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000031010000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00003101FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000031020000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00003102FFFF;

    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000031030000;
    parameter logic [39:0] AICORE_2_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000031FFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_ST_ADDR = 'h000032000000;
    parameter logic [39:0] AICORE_2_DATAPATH_END_ADDR = 'h000033FFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_ST_ADDR = 'h000032000000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_END_ADDR = 'h0000327FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_ST_ADDR = 'h000032000000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_END_ADDR = 'h0000321FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000032000000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00003200FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000032010000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00003201FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000032020000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00003202FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000032030000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00003203FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000032040000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00003204FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000032050000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00003205FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000032060000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00003206FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000032070000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00003207FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000032080000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000321FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_ST_ADDR = 'h000032200000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_END_ADDR = 'h0000323FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000032200000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00003220FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000032210000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00003221FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000032220000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00003222FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000032230000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00003223FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000032240000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000323FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_ST_ADDR = 'h000032400000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_END_ADDR = 'h0000325FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000032400000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00003240FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000032410000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00003241FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000032420000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00003242FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000032430000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000325FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_ST_ADDR = 'h000032600000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_END_ADDR = 'h0000327FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000032600000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00003260FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000032610000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00003261FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000032620000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00003262FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000032630000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00003263FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000032640000;
    parameter logic [39:0] AICORE_2_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000327FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_ST_ADDR = 'h000032800000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_END_ADDR = 'h000032FFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_ST_ADDR = 'h000032800000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_END_ADDR = 'h0000329FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000032800000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00003280FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000032810000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00003281FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000032820000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00003282FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000032830000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00003283FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000032840000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00003284FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000032850000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00003285FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000032860000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00003286FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000032870000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00003287FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000032880000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000329FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_ST_ADDR = 'h000032A00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_END_ADDR = 'h000032BFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000032A00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000032A0FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000032A10000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000032A1FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000032A20000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000032A2FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000032A30000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000032A3FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000032A40000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000032BFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_ST_ADDR = 'h000032C00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_END_ADDR = 'h000032DFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000032C00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000032C0FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000032C10000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000032C1FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000032C20000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000032C2FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000032C30000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000032DFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000032E00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_END_ADDR = 'h000032FFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000032E00000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000032E0FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000032E10000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000032E1FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000032E20000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000032E2FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000032E30000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000032E3FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000032E40000;
    parameter logic [39:0] AICORE_2_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000032FFFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000033000000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000337FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000033000000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000331FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000033000000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00003300FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000033010000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00003301FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000033020000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00003302FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000033030000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00003303FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000033040000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00003304FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000033050000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00003305FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000033060000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00003306FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000033070000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00003307FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000033080000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000331FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000033200000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000333FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000033200000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00003320FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000033210000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00003321FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000033220000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00003322FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000033230000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00003323FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000033240000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000333FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000033400000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000335FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000033400000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00003340FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000033410000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00003341FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000033420000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00003342FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000033430000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000335FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000033600000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000337FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000033600000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00003360FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000033610000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00003361FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000033620000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00003362FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000033630000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00003363FFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000033640000;
    parameter logic [39:0] AICORE_2_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000337FFFFF;

    parameter logic [39:0] AICORE_2_DATAPATH_RESERVED_ST_ADDR = 'h000033800000;
    parameter logic [39:0] AICORE_2_DATAPATH_RESERVED_END_ADDR = 'h000033FFFFFF;

    parameter logic [39:0] AICORE_2_SPM_ST_ADDR = 'h000034000000;
    parameter logic [39:0] AICORE_2_SPM_END_ADDR = 'h00003407FFFF;

    parameter logic [39:0] AICORE_2_RESERVED_0_ST_ADDR = 'h000034080000;
    parameter logic [39:0] AICORE_2_RESERVED_0_END_ADDR = 'h000037FFFFFF;

    parameter logic [39:0] AICORE_2_L1_ST_ADDR = 'h000038000000;
    parameter logic [39:0] AICORE_2_L1_END_ADDR = 'h0000383FFFFF;

    parameter logic [39:0] AICORE_2_RESERVED_1_ST_ADDR = 'h000038400000;
    parameter logic [39:0] AICORE_2_RESERVED_1_END_ADDR = 'h00003FFFFFFF;

    parameter logic [39:0] AICORE_3_ST_ADDR = 'h000040000000;
    parameter logic [39:0] AICORE_3_END_ADDR = 'h00004FFFFFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_ST_ADDR = 'h000040000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_END_ADDR = 'h000041FFFFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000040000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000040FFFFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000040000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00004000FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000040010000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00004001FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000040020000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00004003FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000040020000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00004002FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000040030000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00004003FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000040040000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00004005FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000040040000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00004004FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000040050000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00004005FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000040060000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00004006FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000040070000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000040FFFFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ST_ADDR = 'h000041000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_END_ADDR = 'h000041FFFFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000041000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00004101FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000041000000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00004100FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000041010000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00004101FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000041020000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00004102FFFF;

    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000041030000;
    parameter logic [39:0] AICORE_3_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000041FFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_ST_ADDR = 'h000042000000;
    parameter logic [39:0] AICORE_3_DATAPATH_END_ADDR = 'h000043FFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_ST_ADDR = 'h000042000000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_END_ADDR = 'h0000427FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_ST_ADDR = 'h000042000000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_END_ADDR = 'h0000421FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000042000000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00004200FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000042010000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00004201FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000042020000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00004202FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000042030000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00004203FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000042040000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00004204FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000042050000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00004205FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000042060000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00004206FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000042070000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00004207FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000042080000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000421FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_ST_ADDR = 'h000042200000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_END_ADDR = 'h0000423FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000042200000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00004220FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000042210000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00004221FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000042220000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00004222FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000042230000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00004223FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000042240000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000423FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_ST_ADDR = 'h000042400000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_END_ADDR = 'h0000425FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000042400000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00004240FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000042410000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00004241FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000042420000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00004242FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000042430000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000425FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_ST_ADDR = 'h000042600000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_END_ADDR = 'h0000427FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000042600000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00004260FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000042610000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00004261FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000042620000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00004262FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000042630000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00004263FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000042640000;
    parameter logic [39:0] AICORE_3_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000427FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_ST_ADDR = 'h000042800000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_END_ADDR = 'h000042FFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_ST_ADDR = 'h000042800000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_END_ADDR = 'h0000429FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000042800000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00004280FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000042810000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00004281FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000042820000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00004282FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000042830000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00004283FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000042840000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00004284FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000042850000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00004285FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000042860000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00004286FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000042870000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00004287FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000042880000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000429FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_ST_ADDR = 'h000042A00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_END_ADDR = 'h000042BFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000042A00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000042A0FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000042A10000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000042A1FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000042A20000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000042A2FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000042A30000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000042A3FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000042A40000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000042BFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_ST_ADDR = 'h000042C00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_END_ADDR = 'h000042DFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000042C00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000042C0FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000042C10000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000042C1FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000042C20000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000042C2FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000042C30000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000042DFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000042E00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_END_ADDR = 'h000042FFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000042E00000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000042E0FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000042E10000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000042E1FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000042E20000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000042E2FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000042E30000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000042E3FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000042E40000;
    parameter logic [39:0] AICORE_3_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000042FFFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000043000000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000437FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000043000000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000431FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000043000000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00004300FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000043010000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00004301FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000043020000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00004302FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000043030000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00004303FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000043040000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00004304FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000043050000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00004305FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000043060000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00004306FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000043070000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00004307FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000043080000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000431FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000043200000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000433FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000043200000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00004320FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000043210000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00004321FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000043220000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00004322FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000043230000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00004323FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000043240000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000433FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000043400000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000435FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000043400000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00004340FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000043410000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00004341FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000043420000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00004342FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000043430000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000435FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000043600000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000437FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000043600000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00004360FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000043610000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00004361FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000043620000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00004362FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000043630000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00004363FFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000043640000;
    parameter logic [39:0] AICORE_3_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000437FFFFF;

    parameter logic [39:0] AICORE_3_DATAPATH_RESERVED_ST_ADDR = 'h000043800000;
    parameter logic [39:0] AICORE_3_DATAPATH_RESERVED_END_ADDR = 'h000043FFFFFF;

    parameter logic [39:0] AICORE_3_SPM_ST_ADDR = 'h000044000000;
    parameter logic [39:0] AICORE_3_SPM_END_ADDR = 'h00004407FFFF;

    parameter logic [39:0] AICORE_3_RESERVED_0_ST_ADDR = 'h000044080000;
    parameter logic [39:0] AICORE_3_RESERVED_0_END_ADDR = 'h000047FFFFFF;

    parameter logic [39:0] AICORE_3_L1_ST_ADDR = 'h000048000000;
    parameter logic [39:0] AICORE_3_L1_END_ADDR = 'h0000483FFFFF;

    parameter logic [39:0] AICORE_3_RESERVED_1_ST_ADDR = 'h000048400000;
    parameter logic [39:0] AICORE_3_RESERVED_1_END_ADDR = 'h00004FFFFFFF;

    parameter logic [39:0] AICORE_4_ST_ADDR = 'h000050000000;
    parameter logic [39:0] AICORE_4_END_ADDR = 'h00005FFFFFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_ST_ADDR = 'h000050000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_END_ADDR = 'h000051FFFFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000050000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000050FFFFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000050000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00005000FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000050010000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00005001FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000050020000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00005003FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000050020000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00005002FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000050030000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00005003FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000050040000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00005005FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000050040000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00005004FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000050050000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00005005FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000050060000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00005006FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000050070000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000050FFFFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ST_ADDR = 'h000051000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_END_ADDR = 'h000051FFFFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000051000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00005101FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000051000000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00005100FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000051010000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00005101FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000051020000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00005102FFFF;

    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000051030000;
    parameter logic [39:0] AICORE_4_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000051FFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_ST_ADDR = 'h000052000000;
    parameter logic [39:0] AICORE_4_DATAPATH_END_ADDR = 'h000053FFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_ST_ADDR = 'h000052000000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_END_ADDR = 'h0000527FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_ST_ADDR = 'h000052000000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_END_ADDR = 'h0000521FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000052000000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00005200FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000052010000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00005201FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000052020000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00005202FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000052030000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00005203FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000052040000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00005204FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000052050000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00005205FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000052060000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00005206FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000052070000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00005207FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000052080000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000521FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_ST_ADDR = 'h000052200000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_END_ADDR = 'h0000523FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000052200000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00005220FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000052210000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00005221FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000052220000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00005222FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000052230000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00005223FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000052240000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000523FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_ST_ADDR = 'h000052400000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_END_ADDR = 'h0000525FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000052400000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00005240FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000052410000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00005241FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000052420000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00005242FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000052430000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000525FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_ST_ADDR = 'h000052600000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_END_ADDR = 'h0000527FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000052600000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00005260FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000052610000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00005261FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000052620000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00005262FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000052630000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00005263FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000052640000;
    parameter logic [39:0] AICORE_4_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000527FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_ST_ADDR = 'h000052800000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_END_ADDR = 'h000052FFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_ST_ADDR = 'h000052800000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_END_ADDR = 'h0000529FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000052800000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00005280FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000052810000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00005281FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000052820000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00005282FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000052830000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00005283FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000052840000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00005284FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000052850000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00005285FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000052860000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00005286FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000052870000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00005287FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000052880000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000529FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_ST_ADDR = 'h000052A00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_END_ADDR = 'h000052BFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000052A00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000052A0FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000052A10000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000052A1FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000052A20000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000052A2FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000052A30000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000052A3FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000052A40000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000052BFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_ST_ADDR = 'h000052C00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_END_ADDR = 'h000052DFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000052C00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000052C0FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000052C10000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000052C1FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000052C20000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000052C2FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000052C30000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000052DFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000052E00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_END_ADDR = 'h000052FFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000052E00000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000052E0FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000052E10000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000052E1FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000052E20000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000052E2FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000052E30000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000052E3FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000052E40000;
    parameter logic [39:0] AICORE_4_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000052FFFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000053000000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000537FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000053000000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000531FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000053000000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00005300FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000053010000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00005301FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000053020000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00005302FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000053030000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00005303FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000053040000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00005304FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000053050000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00005305FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000053060000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00005306FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000053070000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00005307FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000053080000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000531FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000053200000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000533FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000053200000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00005320FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000053210000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00005321FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000053220000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00005322FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000053230000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00005323FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000053240000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000533FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000053400000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000535FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000053400000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00005340FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000053410000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00005341FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000053420000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00005342FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000053430000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000535FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000053600000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000537FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000053600000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00005360FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000053610000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00005361FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000053620000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00005362FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000053630000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00005363FFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000053640000;
    parameter logic [39:0] AICORE_4_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000537FFFFF;

    parameter logic [39:0] AICORE_4_DATAPATH_RESERVED_ST_ADDR = 'h000053800000;
    parameter logic [39:0] AICORE_4_DATAPATH_RESERVED_END_ADDR = 'h000053FFFFFF;

    parameter logic [39:0] AICORE_4_SPM_ST_ADDR = 'h000054000000;
    parameter logic [39:0] AICORE_4_SPM_END_ADDR = 'h00005407FFFF;

    parameter logic [39:0] AICORE_4_RESERVED_0_ST_ADDR = 'h000054080000;
    parameter logic [39:0] AICORE_4_RESERVED_0_END_ADDR = 'h000057FFFFFF;

    parameter logic [39:0] AICORE_4_L1_ST_ADDR = 'h000058000000;
    parameter logic [39:0] AICORE_4_L1_END_ADDR = 'h0000583FFFFF;

    parameter logic [39:0] AICORE_4_RESERVED_1_ST_ADDR = 'h000058400000;
    parameter logic [39:0] AICORE_4_RESERVED_1_END_ADDR = 'h00005FFFFFFF;

    parameter logic [39:0] AICORE_5_ST_ADDR = 'h000060000000;
    parameter logic [39:0] AICORE_5_END_ADDR = 'h00006FFFFFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_ST_ADDR = 'h000060000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_END_ADDR = 'h000061FFFFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000060000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000060FFFFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000060000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00006000FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000060010000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00006001FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000060020000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00006003FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000060020000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00006002FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000060030000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00006003FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000060040000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00006005FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000060040000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00006004FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000060050000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00006005FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000060060000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00006006FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000060070000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000060FFFFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ST_ADDR = 'h000061000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_END_ADDR = 'h000061FFFFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000061000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00006101FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000061000000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00006100FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000061010000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00006101FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000061020000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00006102FFFF;

    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000061030000;
    parameter logic [39:0] AICORE_5_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000061FFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_ST_ADDR = 'h000062000000;
    parameter logic [39:0] AICORE_5_DATAPATH_END_ADDR = 'h000063FFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_ST_ADDR = 'h000062000000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_END_ADDR = 'h0000627FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_ST_ADDR = 'h000062000000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_END_ADDR = 'h0000621FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000062000000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00006200FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000062010000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00006201FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000062020000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00006202FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000062030000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00006203FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000062040000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00006204FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000062050000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00006205FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000062060000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00006206FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000062070000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00006207FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000062080000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000621FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_ST_ADDR = 'h000062200000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_END_ADDR = 'h0000623FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000062200000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00006220FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000062210000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00006221FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000062220000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00006222FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000062230000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00006223FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000062240000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000623FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_ST_ADDR = 'h000062400000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_END_ADDR = 'h0000625FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000062400000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00006240FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000062410000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00006241FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000062420000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00006242FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000062430000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000625FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_ST_ADDR = 'h000062600000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_END_ADDR = 'h0000627FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000062600000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00006260FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000062610000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00006261FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000062620000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00006262FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000062630000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00006263FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000062640000;
    parameter logic [39:0] AICORE_5_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000627FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_ST_ADDR = 'h000062800000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_END_ADDR = 'h000062FFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_ST_ADDR = 'h000062800000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_END_ADDR = 'h0000629FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000062800000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00006280FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000062810000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00006281FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000062820000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00006282FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000062830000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00006283FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000062840000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00006284FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000062850000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00006285FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000062860000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00006286FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000062870000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00006287FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000062880000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000629FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_ST_ADDR = 'h000062A00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_END_ADDR = 'h000062BFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000062A00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000062A0FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000062A10000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000062A1FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000062A20000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000062A2FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000062A30000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000062A3FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000062A40000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000062BFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_ST_ADDR = 'h000062C00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_END_ADDR = 'h000062DFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000062C00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000062C0FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000062C10000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000062C1FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000062C20000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000062C2FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000062C30000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000062DFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000062E00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_END_ADDR = 'h000062FFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000062E00000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000062E0FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000062E10000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000062E1FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000062E20000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000062E2FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000062E30000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000062E3FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000062E40000;
    parameter logic [39:0] AICORE_5_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000062FFFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000063000000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000637FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000063000000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000631FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000063000000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00006300FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000063010000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00006301FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000063020000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00006302FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000063030000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00006303FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000063040000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00006304FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000063050000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00006305FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000063060000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00006306FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000063070000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00006307FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000063080000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000631FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000063200000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000633FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000063200000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00006320FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000063210000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00006321FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000063220000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00006322FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000063230000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00006323FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000063240000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000633FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000063400000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000635FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000063400000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00006340FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000063410000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00006341FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000063420000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00006342FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000063430000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000635FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000063600000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000637FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000063600000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00006360FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000063610000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00006361FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000063620000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00006362FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000063630000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00006363FFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000063640000;
    parameter logic [39:0] AICORE_5_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000637FFFFF;

    parameter logic [39:0] AICORE_5_DATAPATH_RESERVED_ST_ADDR = 'h000063800000;
    parameter logic [39:0] AICORE_5_DATAPATH_RESERVED_END_ADDR = 'h000063FFFFFF;

    parameter logic [39:0] AICORE_5_SPM_ST_ADDR = 'h000064000000;
    parameter logic [39:0] AICORE_5_SPM_END_ADDR = 'h00006407FFFF;

    parameter logic [39:0] AICORE_5_RESERVED_0_ST_ADDR = 'h000064080000;
    parameter logic [39:0] AICORE_5_RESERVED_0_END_ADDR = 'h000067FFFFFF;

    parameter logic [39:0] AICORE_5_L1_ST_ADDR = 'h000068000000;
    parameter logic [39:0] AICORE_5_L1_END_ADDR = 'h0000683FFFFF;

    parameter logic [39:0] AICORE_5_RESERVED_1_ST_ADDR = 'h000068400000;
    parameter logic [39:0] AICORE_5_RESERVED_1_END_ADDR = 'h00006FFFFFFF;

    parameter logic [39:0] AICORE_6_ST_ADDR = 'h000070000000;
    parameter logic [39:0] AICORE_6_END_ADDR = 'h00007FFFFFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_ST_ADDR = 'h000070000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_END_ADDR = 'h000071FFFFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000070000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000070FFFFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000070000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00007000FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000070010000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00007001FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000070020000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00007003FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000070020000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00007002FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000070030000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00007003FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000070040000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00007005FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000070040000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00007004FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000070050000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00007005FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000070060000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00007006FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000070070000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000070FFFFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ST_ADDR = 'h000071000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_END_ADDR = 'h000071FFFFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000071000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00007101FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000071000000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00007100FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000071010000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00007101FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000071020000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00007102FFFF;

    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000071030000;
    parameter logic [39:0] AICORE_6_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000071FFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_ST_ADDR = 'h000072000000;
    parameter logic [39:0] AICORE_6_DATAPATH_END_ADDR = 'h000073FFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_ST_ADDR = 'h000072000000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_END_ADDR = 'h0000727FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_ST_ADDR = 'h000072000000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_END_ADDR = 'h0000721FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000072000000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00007200FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000072010000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00007201FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000072020000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00007202FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000072030000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00007203FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000072040000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00007204FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000072050000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00007205FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000072060000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00007206FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000072070000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00007207FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000072080000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000721FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_ST_ADDR = 'h000072200000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_END_ADDR = 'h0000723FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000072200000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00007220FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000072210000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00007221FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000072220000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00007222FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000072230000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00007223FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000072240000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000723FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_ST_ADDR = 'h000072400000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_END_ADDR = 'h0000725FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000072400000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00007240FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000072410000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00007241FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000072420000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00007242FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000072430000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000725FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_ST_ADDR = 'h000072600000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_END_ADDR = 'h0000727FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000072600000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00007260FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000072610000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00007261FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000072620000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00007262FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000072630000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00007263FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000072640000;
    parameter logic [39:0] AICORE_6_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000727FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_ST_ADDR = 'h000072800000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_END_ADDR = 'h000072FFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_ST_ADDR = 'h000072800000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_END_ADDR = 'h0000729FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000072800000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00007280FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000072810000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00007281FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000072820000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00007282FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000072830000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00007283FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000072840000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00007284FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000072850000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00007285FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000072860000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00007286FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000072870000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00007287FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000072880000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000729FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_ST_ADDR = 'h000072A00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_END_ADDR = 'h000072BFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000072A00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000072A0FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000072A10000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000072A1FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000072A20000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000072A2FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000072A30000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000072A3FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000072A40000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000072BFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_ST_ADDR = 'h000072C00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_END_ADDR = 'h000072DFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000072C00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000072C0FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000072C10000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000072C1FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000072C20000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000072C2FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000072C30000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000072DFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000072E00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_END_ADDR = 'h000072FFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000072E00000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000072E0FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000072E10000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000072E1FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000072E20000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000072E2FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000072E30000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000072E3FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000072E40000;
    parameter logic [39:0] AICORE_6_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000072FFFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000073000000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000737FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000073000000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000731FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000073000000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00007300FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000073010000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00007301FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000073020000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00007302FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000073030000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00007303FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000073040000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00007304FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000073050000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00007305FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000073060000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00007306FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000073070000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00007307FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000073080000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000731FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000073200000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000733FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000073200000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00007320FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000073210000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00007321FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000073220000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00007322FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000073230000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00007323FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000073240000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000733FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000073400000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000735FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000073400000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00007340FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000073410000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00007341FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000073420000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00007342FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000073430000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000735FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000073600000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000737FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000073600000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00007360FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000073610000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00007361FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000073620000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00007362FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000073630000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00007363FFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000073640000;
    parameter logic [39:0] AICORE_6_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000737FFFFF;

    parameter logic [39:0] AICORE_6_DATAPATH_RESERVED_ST_ADDR = 'h000073800000;
    parameter logic [39:0] AICORE_6_DATAPATH_RESERVED_END_ADDR = 'h000073FFFFFF;

    parameter logic [39:0] AICORE_6_SPM_ST_ADDR = 'h000074000000;
    parameter logic [39:0] AICORE_6_SPM_END_ADDR = 'h00007407FFFF;

    parameter logic [39:0] AICORE_6_RESERVED_0_ST_ADDR = 'h000074080000;
    parameter logic [39:0] AICORE_6_RESERVED_0_END_ADDR = 'h000077FFFFFF;

    parameter logic [39:0] AICORE_6_L1_ST_ADDR = 'h000078000000;
    parameter logic [39:0] AICORE_6_L1_END_ADDR = 'h0000783FFFFF;

    parameter logic [39:0] AICORE_6_RESERVED_1_ST_ADDR = 'h000078400000;
    parameter logic [39:0] AICORE_6_RESERVED_1_END_ADDR = 'h00007FFFFFFF;

    parameter logic [39:0] AICORE_7_ST_ADDR = 'h000080000000;
    parameter logic [39:0] AICORE_7_END_ADDR = 'h00008FFFFFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_ST_ADDR = 'h000080000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_END_ADDR = 'h000081FFFFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_ST_ADDR = 'h000080000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_END_ADDR = 'h000080FFFFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_MAILBOX_ST_ADDR = 'h000080000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_MAILBOX_END_ADDR = 'h00008000FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_ST_ADDR = 'h000080010000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_END_ADDR = 'h00008001FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_ST_ADDR = 'h000080020000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_END_ADDR = 'h00008003FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_INFRA_ST_ADDR = 'h000080020000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_INFRA_END_ADDR = 'h00008002FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_MID_ST_ADDR = 'h000080030000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_CSR_MID_END_ADDR = 'h00008003FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_ST_ADDR = 'h000080040000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_END_ADDR = 'h00008005FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_ST_ADDR = 'h000080040000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_END_ADDR = 'h00008004FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_ST_ADDR = 'h000080050000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_END_ADDR = 'h00008005FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_PLIC_ST_ADDR = 'h000080060000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_PLIC_END_ADDR = 'h00008006FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_RESERVED_ST_ADDR = 'h000080070000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_PERIPHERALS_RESERVED_END_ADDR = 'h000080FFFFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ST_ADDR = 'h000081000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_END_ADDR = 'h000081FFFFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_ST_ADDR = 'h000081000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_END_ADDR = 'h00008101FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_CSR_ST_ADDR = 'h000081000000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_CSR_END_ADDR = 'h00008100FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_COMMAND_ST_ADDR = 'h000081010000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_ACD_COMMAND_END_ADDR = 'h00008101FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_LP_DMA_ST_ADDR = 'h000081020000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_LP_DMA_END_ADDR = 'h00008102FFFF;

    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_RESERVED_ST_ADDR = 'h000081030000;
    parameter logic [39:0] AICORE_7_CONFIGURATION_CONTROL_RESERVED_END_ADDR = 'h000081FFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_ST_ADDR = 'h000082000000;
    parameter logic [39:0] AICORE_7_DATAPATH_END_ADDR = 'h000083FFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_ST_ADDR = 'h000082000000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_END_ADDR = 'h0000827FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_ST_ADDR = 'h000082000000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_END_ADDR = 'h0000821FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_0_ST_ADDR = 'h000082000000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_0_END_ADDR = 'h00008200FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_1_ST_ADDR = 'h000082010000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_1_END_ADDR = 'h00008201FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_2_ST_ADDR = 'h000082020000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_2_END_ADDR = 'h00008202FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_W_ST_ADDR = 'h000082030000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_IFD_W_END_ADDR = 'h00008203FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_ODR_ST_ADDR = 'h000082040000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_M_ODR_END_ADDR = 'h00008204FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_IFD_0_ST_ADDR = 'h000082050000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_IFD_0_END_ADDR = 'h00008205FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_IFD_1_ST_ADDR = 'h000082060000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_IFD_1_END_ADDR = 'h00008206FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_ODR_ST_ADDR = 'h000082070000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_D_ODR_END_ADDR = 'h00008207FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_RESERVED_ST_ADDR = 'h000082080000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_LS_RESERVED_END_ADDR = 'h0000821FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_ST_ADDR = 'h000082200000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_END_ADDR = 'h0000823FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_MVMEXE_ST_ADDR = 'h000082200000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_MVMEXE_END_ADDR = 'h00008220FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_MVMPRG_ST_ADDR = 'h000082210000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_MVMPRG_END_ADDR = 'h00008221FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_IAU_ST_ADDR = 'h000082220000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_IAU_END_ADDR = 'h00008222FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_DPU_ST_ADDR = 'h000082230000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_M_DPU_END_ADDR = 'h00008223FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_RESERVED_ST_ADDR = 'h000082240000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_MID_RESERVED_END_ADDR = 'h0000823FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_ST_ADDR = 'h000082400000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_END_ADDR = 'h0000825FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_DWPU_ST_ADDR = 'h000082400000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_DWPU_END_ADDR = 'h00008240FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_IAU_ST_ADDR = 'h000082410000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_IAU_END_ADDR = 'h00008241FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_DPU_ST_ADDR = 'h000082420000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_D_DPU_END_ADDR = 'h00008242FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_RESERVED_ST_ADDR = 'h000082430000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DID_RESERVED_END_ADDR = 'h0000825FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_ST_ADDR = 'h000082600000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_END_ADDR = 'h0000827FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_HP_DMA_0_ST_ADDR = 'h000082600000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_HP_DMA_0_END_ADDR = 'h00008260FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_HP_DMA_1_ST_ADDR = 'h000082610000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_HP_DMA_1_END_ADDR = 'h00008261FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_MMU_ST_ADDR = 'h000082620000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_MMU_END_ADDR = 'h00008262FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_COMMON_ST_ADDR = 'h000082630000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_COMMON_END_ADDR = 'h00008263FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_RESERVED_ST_ADDR = 'h000082640000;
    parameter logic [39:0] AICORE_7_DATAPATH_CSR_DMA_RESERVED_END_ADDR = 'h0000827FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_ST_ADDR = 'h000082800000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_END_ADDR = 'h000082FFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_ST_ADDR = 'h000082800000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_END_ADDR = 'h0000829FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_0_ST_ADDR = 'h000082800000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_0_END_ADDR = 'h00008280FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_1_ST_ADDR = 'h000082810000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_1_END_ADDR = 'h00008281FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_2_ST_ADDR = 'h000082820000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_2_END_ADDR = 'h00008282FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_W_ST_ADDR = 'h000082830000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_IFD_W_END_ADDR = 'h00008283FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_ODR_ST_ADDR = 'h000082840000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_M_ODR_END_ADDR = 'h00008284FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_IFD_0_ST_ADDR = 'h000082850000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_IFD_0_END_ADDR = 'h00008285FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_IFD_1_ST_ADDR = 'h000082860000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_IFD_1_END_ADDR = 'h00008286FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_ODR_ST_ADDR = 'h000082870000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_D_ODR_END_ADDR = 'h00008287FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_RESERVED_ST_ADDR = 'h000082880000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_LS_RESERVED_END_ADDR = 'h0000829FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_ST_ADDR = 'h000082A00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_END_ADDR = 'h000082BFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_MVMEXE_ST_ADDR = 'h000082A00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_MVMEXE_END_ADDR = 'h000082A0FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_MVMPRG_ST_ADDR = 'h000082A10000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_MVMPRG_END_ADDR = 'h000082A1FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_IAU_ST_ADDR = 'h000082A20000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_IAU_END_ADDR = 'h000082A2FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_DPU_ST_ADDR = 'h000082A30000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_M_DPU_END_ADDR = 'h000082A3FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_RESERVED_ST_ADDR = 'h000082A40000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_MID_RESERVED_END_ADDR = 'h000082BFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_ST_ADDR = 'h000082C00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_END_ADDR = 'h000082DFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_DWPU_ST_ADDR = 'h000082C00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_DWPU_END_ADDR = 'h000082C0FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_IAU_ST_ADDR = 'h000082C10000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_IAU_END_ADDR = 'h000082C1FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_DPU_ST_ADDR = 'h000082C20000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_D_DPU_END_ADDR = 'h000082C2FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_RESERVED_ST_ADDR = 'h000082C30000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DID_RESERVED_END_ADDR = 'h000082DFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_ST_ADDR = 'h000082E00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_END_ADDR = 'h000082FFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_0_ST_ADDR = 'h000082E00000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_0_END_ADDR = 'h000082E0FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_1_ST_ADDR = 'h000082E10000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_1_END_ADDR = 'h000082E1FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_MMU_ST_ADDR = 'h000082E20000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_MMU_END_ADDR = 'h000082E2FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_COMMON_ST_ADDR = 'h000082E30000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_COMMON_END_ADDR = 'h000082E3FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_RESERVED_ST_ADDR = 'h000082E40000;
    parameter logic [39:0] AICORE_7_DATAPATH_COMMAND_DMA_RESERVED_END_ADDR = 'h000082FFFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_ST_ADDR = 'h000083000000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_END_ADDR = 'h0000837FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_ST_ADDR = 'h000083000000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_END_ADDR = 'h0000831FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_ST_ADDR = 'h000083000000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_END_ADDR = 'h00008300FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_ST_ADDR = 'h000083010000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_END_ADDR = 'h00008301FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_ST_ADDR = 'h000083020000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_END_ADDR = 'h00008302FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_ST_ADDR = 'h000083030000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_END_ADDR = 'h00008303FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_ODR_ST_ADDR = 'h000083040000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_ODR_END_ADDR = 'h00008304FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_ST_ADDR = 'h000083050000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_END_ADDR = 'h00008305FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_ST_ADDR = 'h000083060000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_END_ADDR = 'h00008306FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_ODR_ST_ADDR = 'h000083070000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_ODR_END_ADDR = 'h00008307FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_RESERVED_ST_ADDR = 'h000083080000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_LS_RESERVED_END_ADDR = 'h0000831FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_ST_ADDR = 'h000083200000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_END_ADDR = 'h0000833FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_ST_ADDR = 'h000083200000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_END_ADDR = 'h00008320FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_ST_ADDR = 'h000083210000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_END_ADDR = 'h00008321FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_IAU_ST_ADDR = 'h000083220000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_IAU_END_ADDR = 'h00008322FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_DPU_ST_ADDR = 'h000083230000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_DPU_END_ADDR = 'h00008323FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_RESERVED_ST_ADDR = 'h000083240000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_MID_RESERVED_END_ADDR = 'h0000833FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_ST_ADDR = 'h000083400000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_END_ADDR = 'h0000835FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DWPU_ST_ADDR = 'h000083400000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DWPU_END_ADDR = 'h00008340FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_IAU_ST_ADDR = 'h000083410000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_IAU_END_ADDR = 'h00008341FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DPU_ST_ADDR = 'h000083420000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DPU_END_ADDR = 'h00008342FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_RESERVED_ST_ADDR = 'h000083430000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DID_RESERVED_END_ADDR = 'h0000835FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_ST_ADDR = 'h000083600000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_END_ADDR = 'h0000837FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_ST_ADDR = 'h000083600000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_END_ADDR = 'h00008360FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_ST_ADDR = 'h000083610000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_END_ADDR = 'h00008361FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_MMU_ST_ADDR = 'h000083620000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_MMU_END_ADDR = 'h00008362FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_COMMON_ST_ADDR = 'h000083630000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_COMMON_END_ADDR = 'h00008363FFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_RESERVED_ST_ADDR = 'h000083640000;
    parameter logic [39:0] AICORE_7_DATAPATH_INSTRUCTIONS_DMA_RESERVED_END_ADDR = 'h0000837FFFFF;

    parameter logic [39:0] AICORE_7_DATAPATH_RESERVED_ST_ADDR = 'h000083800000;
    parameter logic [39:0] AICORE_7_DATAPATH_RESERVED_END_ADDR = 'h000083FFFFFF;

    parameter logic [39:0] AICORE_7_SPM_ST_ADDR = 'h000084000000;
    parameter logic [39:0] AICORE_7_SPM_END_ADDR = 'h00008407FFFF;

    parameter logic [39:0] AICORE_7_RESERVED_0_ST_ADDR = 'h000084080000;
    parameter logic [39:0] AICORE_7_RESERVED_0_END_ADDR = 'h000087FFFFFF;

    parameter logic [39:0] AICORE_7_L1_ST_ADDR = 'h000088000000;
    parameter logic [39:0] AICORE_7_L1_END_ADDR = 'h0000883FFFFF;

    parameter logic [39:0] AICORE_7_RESERVED_1_ST_ADDR = 'h000088400000;
    parameter logic [39:0] AICORE_7_RESERVED_1_END_ADDR = 'h00008FFFFFFF;

    parameter logic [39:0] PVE_0_ST_ADDR = 'h000090000000;
    parameter logic [39:0] PVE_0_END_ADDR = 'h00009FFFFFFF;

    parameter logic [39:0] PVE_0_DMA0_ST_ADDR = 'h000090000000;
    parameter logic [39:0] PVE_0_DMA0_END_ADDR = 'h00009003FFFF;

    parameter logic [39:0] PVE_0_DMA0_MMU_ST_ADDR = 'h000090000000;
    parameter logic [39:0] PVE_0_DMA0_MMU_END_ADDR = 'h00009000FFFF;

    parameter logic [39:0] PVE_0_DMA0_COMMON_ST_ADDR = 'h000090010000;
    parameter logic [39:0] PVE_0_DMA0_COMMON_END_ADDR = 'h00009001FFFF;

    parameter logic [39:0] PVE_0_DMA0_CHANNELS_ST_ADDR = 'h000090020000;
    parameter logic [39:0] PVE_0_DMA0_CHANNELS_END_ADDR = 'h00009002FFFF;

    parameter logic [39:0] PVE_0_DMA0_RESERVED_ST_ADDR = 'h000090030000;
    parameter logic [39:0] PVE_0_DMA0_RESERVED_END_ADDR = 'h00009003FFFF;

    parameter logic [39:0] PVE_0_DMA1_ST_ADDR = 'h000090040000;
    parameter logic [39:0] PVE_0_DMA1_END_ADDR = 'h00009007FFFF;

    parameter logic [39:0] PVE_0_DMA1_MMU_ST_ADDR = 'h000090040000;
    parameter logic [39:0] PVE_0_DMA1_MMU_END_ADDR = 'h00009004FFFF;

    parameter logic [39:0] PVE_0_DMA1_COMMON_ST_ADDR = 'h000090050000;
    parameter logic [39:0] PVE_0_DMA1_COMMON_END_ADDR = 'h00009005FFFF;

    parameter logic [39:0] PVE_0_DMA1_CHANNELS_ST_ADDR = 'h000090060000;
    parameter logic [39:0] PVE_0_DMA1_CHANNELS_END_ADDR = 'h00009006FFFF;

    parameter logic [39:0] PVE_0_DMA1_RESERVED_ST_ADDR = 'h000090070000;
    parameter logic [39:0] PVE_0_DMA1_RESERVED_END_ADDR = 'h00009007FFFF;

    parameter logic [39:0] PVE_0_CLINT_ST_ADDR = 'h000090080000;
    parameter logic [39:0] PVE_0_CLINT_END_ADDR = 'h00009008FFFF;

    parameter logic [39:0] PVE_0_PERF_COUNTERS_ST_ADDR = 'h000090090000;
    parameter logic [39:0] PVE_0_PERF_COUNTERS_END_ADDR = 'h00009009FFFF;

    parameter logic [39:0] PVE_0_RESERVED_0_ST_ADDR = 'h0000900A0000;
    parameter logic [39:0] PVE_0_RESERVED_0_END_ADDR = 'h000093FFFFFF;

    parameter logic [39:0] PVE_0_SPM_ST_ADDR = 'h000094000000;
    parameter logic [39:0] PVE_0_SPM_END_ADDR = 'h00009403FFFF;

    parameter logic [39:0] PVE_0_RESERVED_1_ST_ADDR = 'h000094040000;
    parameter logic [39:0] PVE_0_RESERVED_1_END_ADDR = 'h000097FFFFFF;

    parameter logic [39:0] PVE_0_L1_0_ST_ADDR = 'h000098000000;
    parameter logic [39:0] PVE_0_L1_0_END_ADDR = 'h0000983FFFFF;

    parameter logic [39:0] PVE_0_L1_1_ST_ADDR = 'h000098400000;
    parameter logic [39:0] PVE_0_L1_1_END_ADDR = 'h0000987FFFFF;

    parameter logic [39:0] PVE_0_L1_2_ST_ADDR = 'h000098800000;
    parameter logic [39:0] PVE_0_L1_2_END_ADDR = 'h000098BFFFFF;

    parameter logic [39:0] PVE_0_L1_3_ST_ADDR = 'h000098C00000;
    parameter logic [39:0] PVE_0_L1_3_END_ADDR = 'h000098FFFFFF;

    parameter logic [39:0] PVE_0_RESERVED_2_ST_ADDR = 'h000099000000;
    parameter logic [39:0] PVE_0_RESERVED_2_END_ADDR = 'h00009FFFFFFF;

    parameter logic [39:0] PVE_1_ST_ADDR = 'h0000A0000000;
    parameter logic [39:0] PVE_1_END_ADDR = 'h0000AFFFFFFF;

    parameter logic [39:0] PVE_1_DMA0_ST_ADDR = 'h0000A0000000;
    parameter logic [39:0] PVE_1_DMA0_END_ADDR = 'h0000A003FFFF;

    parameter logic [39:0] PVE_1_DMA0_MMU_ST_ADDR = 'h0000A0000000;
    parameter logic [39:0] PVE_1_DMA0_MMU_END_ADDR = 'h0000A000FFFF;

    parameter logic [39:0] PVE_1_DMA0_COMMON_ST_ADDR = 'h0000A0010000;
    parameter logic [39:0] PVE_1_DMA0_COMMON_END_ADDR = 'h0000A001FFFF;

    parameter logic [39:0] PVE_1_DMA0_CHANNELS_ST_ADDR = 'h0000A0020000;
    parameter logic [39:0] PVE_1_DMA0_CHANNELS_END_ADDR = 'h0000A002FFFF;

    parameter logic [39:0] PVE_1_DMA0_RESERVED_ST_ADDR = 'h0000A0030000;
    parameter logic [39:0] PVE_1_DMA0_RESERVED_END_ADDR = 'h0000A003FFFF;

    parameter logic [39:0] PVE_1_DMA1_ST_ADDR = 'h0000A0040000;
    parameter logic [39:0] PVE_1_DMA1_END_ADDR = 'h0000A007FFFF;

    parameter logic [39:0] PVE_1_DMA1_MMU_ST_ADDR = 'h0000A0040000;
    parameter logic [39:0] PVE_1_DMA1_MMU_END_ADDR = 'h0000A004FFFF;

    parameter logic [39:0] PVE_1_DMA1_COMMON_ST_ADDR = 'h0000A0050000;
    parameter logic [39:0] PVE_1_DMA1_COMMON_END_ADDR = 'h0000A005FFFF;

    parameter logic [39:0] PVE_1_DMA1_CHANNELS_ST_ADDR = 'h0000A0060000;
    parameter logic [39:0] PVE_1_DMA1_CHANNELS_END_ADDR = 'h0000A006FFFF;

    parameter logic [39:0] PVE_1_DMA1_RESERVED_ST_ADDR = 'h0000A0070000;
    parameter logic [39:0] PVE_1_DMA1_RESERVED_END_ADDR = 'h0000A007FFFF;

    parameter logic [39:0] PVE_1_CLINT_ST_ADDR = 'h0000A0080000;
    parameter logic [39:0] PVE_1_CLINT_END_ADDR = 'h0000A008FFFF;

    parameter logic [39:0] PVE_1_PERF_COUNTERS_ST_ADDR = 'h0000A0090000;
    parameter logic [39:0] PVE_1_PERF_COUNTERS_END_ADDR = 'h0000A009FFFF;

    parameter logic [39:0] PVE_1_RESERVED_0_ST_ADDR = 'h0000A00A0000;
    parameter logic [39:0] PVE_1_RESERVED_0_END_ADDR = 'h0000A3FFFFFF;

    parameter logic [39:0] PVE_1_SPM_ST_ADDR = 'h0000A4000000;
    parameter logic [39:0] PVE_1_SPM_END_ADDR = 'h0000A403FFFF;

    parameter logic [39:0] PVE_1_RESERVED_1_ST_ADDR = 'h0000A4040000;
    parameter logic [39:0] PVE_1_RESERVED_1_END_ADDR = 'h0000A7FFFFFF;

    parameter logic [39:0] PVE_1_L1_0_ST_ADDR = 'h0000A8000000;
    parameter logic [39:0] PVE_1_L1_0_END_ADDR = 'h0000A83FFFFF;

    parameter logic [39:0] PVE_1_L1_1_ST_ADDR = 'h0000A8400000;
    parameter logic [39:0] PVE_1_L1_1_END_ADDR = 'h0000A87FFFFF;

    parameter logic [39:0] PVE_1_L1_2_ST_ADDR = 'h0000A8800000;
    parameter logic [39:0] PVE_1_L1_2_END_ADDR = 'h0000A8BFFFFF;

    parameter logic [39:0] PVE_1_L1_3_ST_ADDR = 'h0000A8C00000;
    parameter logic [39:0] PVE_1_L1_3_END_ADDR = 'h0000A8FFFFFF;

    parameter logic [39:0] PVE_1_RESERVED_2_ST_ADDR = 'h0000A9000000;
    parameter logic [39:0] PVE_1_RESERVED_2_END_ADDR = 'h0000AFFFFFFF;

    parameter logic [39:0] DECODER_ST_ADDR = 'h0000B0000000;
    parameter logic [39:0] DECODER_END_ADDR = 'h0000B00FFFFF;

    parameter logic [39:0] DECODER_DECODER_INTERNAL_ST_ADDR = 'h0000B0000000;
    parameter logic [39:0] DECODER_DECODER_INTERNAL_END_ADDR = 'h0000B00FFFFF;

    parameter logic [39:0] RESERVED_2_ST_ADDR = 'h0000B0100000;
    parameter logic [39:0] RESERVED_2_END_ADDR = 'h0000BFFFFFFF;

    parameter logic [39:0] RESERVED_3_ST_ADDR = 'h0000C0000000;
    parameter logic [39:0] RESERVED_3_END_ADDR = 'h0000FFFFFFFF;

    parameter logic [39:0] DDR_0_CTRL_ST_ADDR = 'h000100000000;
    parameter logic [39:0] DDR_0_CTRL_END_ADDR = 'h0001FFFFFFFF;

    parameter logic [39:0] DDR_0_CTRL_PHY_PUB_ST_ADDR = 'h000100000000;
    parameter logic [39:0] DDR_0_CTRL_PHY_PUB_END_ADDR = 'h000101FFFFFF;

    parameter logic [39:0] DDR_0_CTRL_UMCTL2_ST_ADDR = 'h000102000000;
    parameter logic [39:0] DDR_0_CTRL_UMCTL2_END_ADDR = 'h0001023FFFFF;

    parameter logic [39:0] DDR_0_CTRL_RESERVED_ST_ADDR = 'h000102400000;
    parameter logic [39:0] DDR_0_CTRL_RESERVED_END_ADDR = 'h0001FFFFFFFF;

    parameter logic [39:0] DDR_1_CTRL_ST_ADDR = 'h000200000000;
    parameter logic [39:0] DDR_1_CTRL_END_ADDR = 'h0002FFFFFFFF;

    parameter logic [39:0] DDR_1_CTRL_PHY_PUB_ST_ADDR = 'h000200000000;
    parameter logic [39:0] DDR_1_CTRL_PHY_PUB_END_ADDR = 'h000201FFFFFF;

    parameter logic [39:0] DDR_1_CTRL_UMCTL2_ST_ADDR = 'h000202000000;
    parameter logic [39:0] DDR_1_CTRL_UMCTL2_END_ADDR = 'h0002023FFFFF;

    parameter logic [39:0] DDR_1_CTRL_RESERVED_ST_ADDR = 'h000202400000;
    parameter logic [39:0] DDR_1_CTRL_RESERVED_END_ADDR = 'h0002FFFFFFFF;

    parameter logic [39:0] DDR_2_CTRL_ST_ADDR = 'h000300000000;
    parameter logic [39:0] DDR_2_CTRL_END_ADDR = 'h0003FFFFFFFF;

    parameter logic [39:0] DDR_2_CTRL_PHY_PUB_ST_ADDR = 'h000300000000;
    parameter logic [39:0] DDR_2_CTRL_PHY_PUB_END_ADDR = 'h000301FFFFFF;

    parameter logic [39:0] DDR_2_CTRL_UMCTL2_ST_ADDR = 'h000302000000;
    parameter logic [39:0] DDR_2_CTRL_UMCTL2_END_ADDR = 'h0003023FFFFF;

    parameter logic [39:0] DDR_2_CTRL_RESERVED_ST_ADDR = 'h000302400000;
    parameter logic [39:0] DDR_2_CTRL_RESERVED_END_ADDR = 'h0003FFFFFFFF;

    parameter logic [39:0] DDR_3_CTRL_ST_ADDR = 'h000400000000;
    parameter logic [39:0] DDR_3_CTRL_END_ADDR = 'h0004FFFFFFFF;

    parameter logic [39:0] DDR_3_CTRL_PHY_PUB_ST_ADDR = 'h000400000000;
    parameter logic [39:0] DDR_3_CTRL_PHY_PUB_END_ADDR = 'h000401FFFFFF;

    parameter logic [39:0] DDR_3_CTRL_UMCTL2_ST_ADDR = 'h000402000000;
    parameter logic [39:0] DDR_3_CTRL_UMCTL2_END_ADDR = 'h0004023FFFFF;

    parameter logic [39:0] DDR_3_CTRL_RESERVED_ST_ADDR = 'h000402400000;
    parameter logic [39:0] DDR_3_CTRL_RESERVED_END_ADDR = 'h0004FFFFFFFF;

    parameter logic [39:0] DDR_4_CTRL_ST_ADDR = 'h000500000000;
    parameter logic [39:0] DDR_4_CTRL_END_ADDR = 'h0005FFFFFFFF;

    parameter logic [39:0] DDR_4_CTRL_PHY_PUB_ST_ADDR = 'h000500000000;
    parameter logic [39:0] DDR_4_CTRL_PHY_PUB_END_ADDR = 'h000501FFFFFF;

    parameter logic [39:0] DDR_4_CTRL_UMCTL2_ST_ADDR = 'h000502000000;
    parameter logic [39:0] DDR_4_CTRL_UMCTL2_END_ADDR = 'h0005023FFFFF;

    parameter logic [39:0] DDR_4_CTRL_RESERVED_ST_ADDR = 'h000502400000;
    parameter logic [39:0] DDR_4_CTRL_RESERVED_END_ADDR = 'h0005FFFFFFFF;

    parameter logic [39:0] DDR_5_CTRL_ST_ADDR = 'h000600000000;
    parameter logic [39:0] DDR_5_CTRL_END_ADDR = 'h0006FFFFFFFF;

    parameter logic [39:0] DDR_5_CTRL_PHY_PUB_ST_ADDR = 'h000600000000;
    parameter logic [39:0] DDR_5_CTRL_PHY_PUB_END_ADDR = 'h000601FFFFFF;

    parameter logic [39:0] DDR_5_CTRL_UMCTL2_ST_ADDR = 'h000602000000;
    parameter logic [39:0] DDR_5_CTRL_UMCTL2_END_ADDR = 'h0006023FFFFF;

    parameter logic [39:0] DDR_5_CTRL_RESERVED_ST_ADDR = 'h000602400000;
    parameter logic [39:0] DDR_5_CTRL_RESERVED_END_ADDR = 'h0006FFFFFFFF;

    parameter logic [39:0] DDR_6_CTRL_ST_ADDR = 'h000700000000;
    parameter logic [39:0] DDR_6_CTRL_END_ADDR = 'h0007FFFFFFFF;

    parameter logic [39:0] DDR_6_CTRL_PHY_PUB_ST_ADDR = 'h000700000000;
    parameter logic [39:0] DDR_6_CTRL_PHY_PUB_END_ADDR = 'h000701FFFFFF;

    parameter logic [39:0] DDR_6_CTRL_UMCTL2_ST_ADDR = 'h000702000000;
    parameter logic [39:0] DDR_6_CTRL_UMCTL2_END_ADDR = 'h0007023FFFFF;

    parameter logic [39:0] DDR_6_CTRL_RESERVED_ST_ADDR = 'h000702400000;
    parameter logic [39:0] DDR_6_CTRL_RESERVED_END_ADDR = 'h0007FFFFFFFF;

    parameter logic [39:0] DDR_7_CTRL_ST_ADDR = 'h000800000000;
    parameter logic [39:0] DDR_7_CTRL_END_ADDR = 'h0008FFFFFFFF;

    parameter logic [39:0] DDR_7_CTRL_PHY_PUB_ST_ADDR = 'h000800000000;
    parameter logic [39:0] DDR_7_CTRL_PHY_PUB_END_ADDR = 'h000801FFFFFF;

    parameter logic [39:0] DDR_7_CTRL_UMCTL2_ST_ADDR = 'h000802000000;
    parameter logic [39:0] DDR_7_CTRL_UMCTL2_END_ADDR = 'h0008023FFFFF;

    parameter logic [39:0] DDR_7_CTRL_RESERVED_ST_ADDR = 'h000802400000;
    parameter logic [39:0] DDR_7_CTRL_RESERVED_END_ADDR = 'h0008FFFFFFFF;

    parameter logic [39:0] RESERVED_4_ST_ADDR = 'h000900000000;
    parameter logic [39:0] RESERVED_4_END_ADDR = 'h001FFFFFFFFF;

    parameter logic [39:0] DDR_0_ST_ADDR = 'h002000000000;
    parameter logic [39:0] DDR_0_END_ADDR = 'h0027FFFFFFFF;

    parameter logic [39:0] DDR_1_ST_ADDR = 'h002800000000;
    parameter logic [39:0] DDR_1_END_ADDR = 'h002FFFFFFFFF;

    parameter logic [39:0] HOST_ST_ADDR = 'h003000000000;
    parameter logic [39:0] HOST_END_ADDR = 'h003FFFFFFFFF;

    parameter logic [39:0] RESERVED_5_ST_ADDR = 'h004000000000;
    parameter logic [39:0] RESERVED_5_END_ADDR = 'h00FFFFFFFFFF;

endpackage
`endif  //AIPU_ADDR_MAP_PKG_SV

