Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 25 21:01:28 2023
| Host         : DESKTOP-ELNRIGN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------+------------------+------------------+----------------+
|      Clock Signal      |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-------------------+------------------+------------------+----------------+
|  C_IF/PCLatch_reg[1]_2 |                   |                  |                1 |              1 |
|  C_IF/PCLatch_reg[1]_3 |                   |                  |                1 |              1 |
|  clk_IBUF_BUFG         | C_MPG/eqOp        |                  |                1 |              2 |
|  clk_IBUF_BUFG         | C_btn2/q_reg[0]_0 | C_MPG/q_reg[1]_0 |                5 |             16 |
|  clk_IBUF_BUFG         | C_IF/MemWrite     |                  |                4 |             16 |
|  C_IF/E[0]             |                   |                  |               15 |             16 |
|  clk_IBUF_BUFG         |                   |                  |               10 |             36 |
|  clk_IBUF_BUFG         | C_IF/RegWrite     |                  |                6 |             48 |
+------------------------+-------------------+------------------+------------------+----------------+


