// Seed: 944046563
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2,
    output wire id_3,
    output wor module_0,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wire id_12,
    output wire id_13
);
  always @(posedge 1'b0) release {id_8, id_8, id_1, (id_12 == 1)};
endmodule
module module_1 (
    input supply1 id_0
    , id_5,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3
);
  wire id_6 = id_6;
  reg  id_7;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.type_5 = 0;
  supply0 id_8 = 1, id_9;
  always_ff @(posedge id_9) if (1) id_5 <= 1;
  assign id_1 = id_7 & 1'h0;
  assign id_9 = 1 ? 1 : id_8;
  wire id_10;
  always @(negedge 1) id_7 <= 1 == id_5;
endmodule
