/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [19:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [22:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [2:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [20:0] celloutsig_0_44z;
  wire [26:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_8z[10]);
  assign celloutsig_0_21z = celloutsig_0_10z | ~(celloutsig_0_6z[2]);
  assign celloutsig_0_23z = celloutsig_0_13z | ~(celloutsig_0_12z[4]);
  assign celloutsig_0_31z = celloutsig_0_3z | ~(celloutsig_0_27z[1]);
  assign celloutsig_1_4z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_4z | celloutsig_1_6z[3];
  assign celloutsig_0_20z = celloutsig_0_5z[5] | celloutsig_0_4z[10];
  assign celloutsig_0_6z = { celloutsig_0_5z[2], celloutsig_0_3z, celloutsig_0_2z } + { in_data[46], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_13z } + { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_8z[7:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z } & { celloutsig_0_7z[4:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[36:31] == in_data[8:3];
  assign celloutsig_1_11z = celloutsig_1_6z[5:1] == { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_13z = celloutsig_1_5z == celloutsig_1_6z[2:0];
  assign celloutsig_0_10z = { in_data[18:15], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } == { celloutsig_0_6z[2:1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_9z = celloutsig_0_7z[4:2] >= { celloutsig_0_8z[9:8], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[60:43] >= { in_data[79:64], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_14z[3], celloutsig_1_7z, celloutsig_1_14z } <= { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_7z[4:1], celloutsig_0_6z, celloutsig_0_0z } <= in_data[81:74];
  assign celloutsig_0_1z = { in_data[40], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= in_data[70:67];
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z } <= { in_data[39:38], celloutsig_0_7z };
  assign celloutsig_0_43z = { celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_10z } && { celloutsig_0_27z[5:2], celloutsig_0_20z };
  assign celloutsig_0_28z = in_data[26:10] && { celloutsig_0_4z[22:7], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[65] & ~(in_data[47]);
  assign celloutsig_1_9z = celloutsig_1_5z[1] & ~(in_data[158]);
  assign celloutsig_1_17z = in_data[126] & ~(celloutsig_1_14z[2]);
  assign celloutsig_0_15z = celloutsig_0_13z & ~(celloutsig_0_14z[16]);
  assign celloutsig_0_8z = { celloutsig_0_4z[14:12], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } * { celloutsig_0_7z[2:0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_7z[1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_22z[19:4] = celloutsig_0_16z ? in_data[36:21] : { celloutsig_0_6z[2:1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_5z = - { celloutsig_0_4z[15:7], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_30z = - { celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:1], celloutsig_0_0z } | { celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_12z[7], celloutsig_0_5z, celloutsig_0_8z } | { in_data[60:53], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_1z = | in_data[185:181];
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z } >> { celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_6z } >> { celloutsig_0_26z[4], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_26z[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_30z } <<< { celloutsig_0_25z[19:17], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_25z[18:17], celloutsig_0_17z, celloutsig_0_34z } <<< { celloutsig_0_7z[4:1], celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_18z = { celloutsig_0_12z[11:9], celloutsig_0_2z } <<< in_data[47:44];
  assign celloutsig_0_4z = { in_data[73:48], celloutsig_0_3z } - { in_data[28:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } - { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[105:103], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_5z[4:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_17z } ^ { celloutsig_0_22z[4], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_33z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_33z = { celloutsig_0_27z[11:10], celloutsig_0_23z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_17z = { celloutsig_0_8z[4:1], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_0z = ~((in_data[182] & in_data[145]) | (in_data[100] & in_data[156]));
  assign celloutsig_1_2z = ~((in_data[137] & celloutsig_1_0z) | (in_data[146] & in_data[160]));
  assign celloutsig_1_3z = ~((in_data[139] & in_data[153]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_4z) | (celloutsig_1_15z & celloutsig_1_0z));
  assign celloutsig_0_22z[3:0] = celloutsig_0_18z;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
