// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer6_out_dout,
        layer6_out_num_data_valid,
        layer6_out_fifo_cap,
        layer6_out_empty_n,
        layer6_out_read,
        layer8_out_din,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_full_n,
        layer8_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [399:0] layer6_out_dout;
input  [6:0] layer6_out_num_data_valid;
input  [6:0] layer6_out_fifo_cap;
input   layer6_out_empty_n;
output   layer6_out_read;
output  [127:0] layer8_out_din;
input  [6:0] layer8_out_num_data_valid;
input  [6:0] layer8_out_fifo_cap;
input   layer8_out_full_n;
output   layer8_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer6_out_read;
reg layer8_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln476_fu_169_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer6_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer8_out_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [24:0] trunc_ln486_fu_186_p1;
reg   [24:0] trunc_ln486_reg_4260;
reg   [24:0] tmp_s_reg_4265;
reg   [24:0] tmp_15_reg_4270;
reg   [24:0] tmp_16_reg_4275;
reg   [24:0] tmp_17_reg_4280;
reg   [24:0] tmp_18_reg_4285;
reg   [24:0] tmp_19_reg_4290;
reg   [24:0] tmp_20_reg_4295;
reg   [24:0] tmp_21_reg_4300;
reg   [24:0] tmp_22_reg_4305;
reg   [24:0] tmp_23_reg_4310;
reg   [24:0] tmp_24_reg_4315;
reg   [24:0] tmp_25_reg_4320;
reg   [24:0] tmp_26_reg_4325;
reg   [24:0] tmp_27_reg_4330;
reg   [24:0] tmp_28_reg_4335;
wire   [14:0] add_ln491_fu_405_p2;
reg   [14:0] add_ln491_reg_4340;
reg   [0:0] tmp_81_reg_4347;
wire   [0:0] icmp_ln491_fu_423_p2;
reg   [0:0] icmp_ln491_reg_4356;
reg   [0:0] tmp_84_reg_4361;
wire   [14:0] add_ln491_13_fu_502_p2;
reg   [14:0] add_ln491_13_reg_4367;
reg   [0:0] tmp_87_reg_4374;
wire   [0:0] icmp_ln491_6_fu_520_p2;
reg   [0:0] icmp_ln491_6_reg_4383;
reg   [0:0] tmp_90_reg_4388;
wire   [14:0] add_ln491_15_fu_599_p2;
reg   [14:0] add_ln491_15_reg_4394;
reg   [0:0] tmp_93_reg_4401;
wire   [0:0] icmp_ln491_7_fu_617_p2;
reg   [0:0] icmp_ln491_7_reg_4410;
reg   [0:0] tmp_96_reg_4415;
wire   [14:0] add_ln491_17_fu_696_p2;
reg   [14:0] add_ln491_17_reg_4421;
reg   [0:0] tmp_99_reg_4428;
wire   [0:0] icmp_ln491_8_fu_714_p2;
reg   [0:0] icmp_ln491_8_reg_4437;
reg   [0:0] tmp_102_reg_4442;
wire   [14:0] add_ln491_19_fu_793_p2;
reg   [14:0] add_ln491_19_reg_4448;
reg   [0:0] tmp_105_reg_4455;
wire   [0:0] icmp_ln491_9_fu_811_p2;
reg   [0:0] icmp_ln491_9_reg_4464;
reg   [0:0] tmp_108_reg_4469;
wire   [14:0] add_ln491_21_fu_890_p2;
reg   [14:0] add_ln491_21_reg_4475;
reg   [0:0] tmp_111_reg_4482;
wire   [0:0] icmp_ln491_10_fu_908_p2;
reg   [0:0] icmp_ln491_10_reg_4491;
reg   [0:0] tmp_114_reg_4496;
wire   [14:0] add_ln491_23_fu_987_p2;
reg   [14:0] add_ln491_23_reg_4502;
reg   [0:0] tmp_117_reg_4509;
wire   [0:0] icmp_ln491_11_fu_1005_p2;
reg   [0:0] icmp_ln491_11_reg_4518;
reg   [0:0] tmp_120_reg_4523;
wire   [14:0] add_ln491_25_fu_1084_p2;
reg   [14:0] add_ln491_25_reg_4529;
reg   [0:0] tmp_123_reg_4536;
wire   [0:0] icmp_ln491_12_fu_1102_p2;
reg   [0:0] icmp_ln491_12_reg_4545;
reg   [0:0] tmp_126_reg_4550;
wire   [14:0] add_ln491_27_fu_1181_p2;
reg   [14:0] add_ln491_27_reg_4556;
reg   [0:0] tmp_129_reg_4563;
wire   [0:0] icmp_ln491_13_fu_1199_p2;
reg   [0:0] icmp_ln491_13_reg_4572;
reg   [0:0] tmp_132_reg_4577;
wire   [14:0] add_ln491_29_fu_1278_p2;
reg   [14:0] add_ln491_29_reg_4583;
reg   [0:0] tmp_135_reg_4590;
wire   [0:0] icmp_ln491_14_fu_1296_p2;
reg   [0:0] icmp_ln491_14_reg_4599;
reg   [0:0] tmp_138_reg_4604;
wire   [14:0] add_ln491_31_fu_1375_p2;
reg   [14:0] add_ln491_31_reg_4610;
reg   [0:0] tmp_141_reg_4617;
wire   [0:0] icmp_ln491_15_fu_1393_p2;
reg   [0:0] icmp_ln491_15_reg_4626;
reg   [0:0] tmp_144_reg_4631;
wire   [14:0] add_ln491_33_fu_1472_p2;
reg   [14:0] add_ln491_33_reg_4637;
reg   [0:0] tmp_147_reg_4644;
wire   [0:0] icmp_ln491_16_fu_1490_p2;
reg   [0:0] icmp_ln491_16_reg_4653;
reg   [0:0] tmp_150_reg_4658;
wire   [14:0] add_ln491_35_fu_1569_p2;
reg   [14:0] add_ln491_35_reg_4664;
reg   [0:0] tmp_153_reg_4671;
wire   [0:0] icmp_ln491_17_fu_1587_p2;
reg   [0:0] icmp_ln491_17_reg_4680;
reg   [0:0] tmp_156_reg_4685;
wire   [14:0] add_ln491_37_fu_1666_p2;
reg   [14:0] add_ln491_37_reg_4691;
reg   [0:0] tmp_159_reg_4698;
wire   [0:0] icmp_ln491_18_fu_1684_p2;
reg   [0:0] icmp_ln491_18_reg_4707;
reg   [0:0] tmp_162_reg_4712;
wire   [14:0] add_ln491_39_fu_1763_p2;
reg   [14:0] add_ln491_39_reg_4718;
reg   [0:0] tmp_165_reg_4725;
wire   [0:0] icmp_ln491_19_fu_1781_p2;
reg   [0:0] icmp_ln491_19_reg_4734;
reg   [0:0] tmp_168_reg_4739;
wire   [14:0] add_ln491_41_fu_1860_p2;
reg   [14:0] add_ln491_41_reg_4745;
reg   [0:0] tmp_171_reg_4752;
wire   [0:0] icmp_ln491_20_fu_1878_p2;
reg   [0:0] icmp_ln491_20_reg_4761;
reg   [0:0] tmp_174_reg_4766;
reg   [6:0] i_fu_144;
wire   [6:0] i_4_fu_175_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_3;
reg    ap_block_pp0_stage0_01001;
wire   [25:0] shl_ln_fu_340_p3;
wire  signed [26:0] sext_ln486_fu_347_p1;
wire   [26:0] sigmoid_fu_351_p2;
wire   [0:0] icmp_ln487_fu_357_p2;
wire   [0:0] tmp_fu_363_p3;
wire   [0:0] or_ln487_fu_371_p2;
wire   [13:0] select_ln487_fu_377_p3;
wire   [13:0] trunc_ln491_fu_385_p1;
wire   [13:0] select_ln487_12_fu_389_p3;
wire   [14:0] shl_ln2_fu_397_p3;
wire   [4:0] trunc_ln491_16_fu_419_p1;
wire   [25:0] and_ln_fu_437_p3;
wire  signed [26:0] sext_ln486_6_fu_444_p1;
wire   [26:0] sigmoid_6_fu_448_p2;
wire   [0:0] icmp_ln487_6_fu_454_p2;
wire   [0:0] tmp_86_fu_460_p3;
wire   [0:0] or_ln487_6_fu_468_p2;
wire   [13:0] select_ln487_13_fu_474_p3;
wire   [13:0] trunc_ln491_17_fu_482_p1;
wire   [13:0] select_ln487_14_fu_486_p3;
wire   [14:0] shl_ln491_s_fu_494_p3;
wire   [4:0] trunc_ln491_18_fu_516_p1;
wire   [25:0] and_ln486_s_fu_534_p3;
wire  signed [26:0] sext_ln486_7_fu_541_p1;
wire   [26:0] sigmoid_7_fu_545_p2;
wire   [0:0] icmp_ln487_7_fu_551_p2;
wire   [0:0] tmp_92_fu_557_p3;
wire   [0:0] or_ln487_7_fu_565_p2;
wire   [13:0] select_ln487_15_fu_571_p3;
wire   [13:0] trunc_ln491_19_fu_579_p1;
wire   [13:0] select_ln487_16_fu_583_p3;
wire   [14:0] shl_ln491_5_fu_591_p3;
wire   [4:0] trunc_ln491_20_fu_613_p1;
wire   [25:0] and_ln486_4_fu_631_p3;
wire  signed [26:0] sext_ln486_8_fu_638_p1;
wire   [26:0] sigmoid_8_fu_642_p2;
wire   [0:0] icmp_ln487_8_fu_648_p2;
wire   [0:0] tmp_98_fu_654_p3;
wire   [0:0] or_ln487_8_fu_662_p2;
wire   [13:0] select_ln487_17_fu_668_p3;
wire   [13:0] trunc_ln491_21_fu_676_p1;
wire   [13:0] select_ln487_18_fu_680_p3;
wire   [14:0] shl_ln491_6_fu_688_p3;
wire   [4:0] trunc_ln491_23_fu_710_p1;
wire   [25:0] and_ln486_5_fu_728_p3;
wire  signed [26:0] sext_ln486_9_fu_735_p1;
wire   [26:0] sigmoid_9_fu_739_p2;
wire   [0:0] icmp_ln487_9_fu_745_p2;
wire   [0:0] tmp_104_fu_751_p3;
wire   [0:0] or_ln487_9_fu_759_p2;
wire   [13:0] select_ln487_19_fu_765_p3;
wire   [13:0] trunc_ln491_24_fu_773_p1;
wire   [13:0] select_ln487_20_fu_777_p3;
wire   [14:0] shl_ln491_7_fu_785_p3;
wire   [4:0] trunc_ln491_26_fu_807_p1;
wire   [25:0] and_ln486_6_fu_825_p3;
wire  signed [26:0] sext_ln486_10_fu_832_p1;
wire   [26:0] sigmoid_10_fu_836_p2;
wire   [0:0] icmp_ln487_10_fu_842_p2;
wire   [0:0] tmp_110_fu_848_p3;
wire   [0:0] or_ln487_10_fu_856_p2;
wire   [13:0] select_ln487_21_fu_862_p3;
wire   [13:0] trunc_ln491_27_fu_870_p1;
wire   [13:0] select_ln487_22_fu_874_p3;
wire   [14:0] shl_ln491_8_fu_882_p3;
wire   [4:0] trunc_ln491_29_fu_904_p1;
wire   [25:0] and_ln486_7_fu_922_p3;
wire  signed [26:0] sext_ln486_11_fu_929_p1;
wire   [26:0] sigmoid_11_fu_933_p2;
wire   [0:0] icmp_ln487_11_fu_939_p2;
wire   [0:0] tmp_116_fu_945_p3;
wire   [0:0] or_ln487_11_fu_953_p2;
wire   [13:0] select_ln487_23_fu_959_p3;
wire   [13:0] trunc_ln491_30_fu_967_p1;
wire   [13:0] select_ln487_24_fu_971_p3;
wire   [14:0] shl_ln491_9_fu_979_p3;
wire   [4:0] trunc_ln491_32_fu_1001_p1;
wire   [25:0] and_ln486_8_fu_1019_p3;
wire  signed [26:0] sext_ln486_12_fu_1026_p1;
wire   [26:0] sigmoid_12_fu_1030_p2;
wire   [0:0] icmp_ln487_12_fu_1036_p2;
wire   [0:0] tmp_122_fu_1042_p3;
wire   [0:0] or_ln487_12_fu_1050_p2;
wire   [13:0] select_ln487_25_fu_1056_p3;
wire   [13:0] trunc_ln491_33_fu_1064_p1;
wire   [13:0] select_ln487_26_fu_1068_p3;
wire   [14:0] shl_ln491_1_fu_1076_p3;
wire   [4:0] trunc_ln491_35_fu_1098_p1;
wire   [25:0] and_ln486_9_fu_1116_p3;
wire  signed [26:0] sext_ln486_13_fu_1123_p1;
wire   [26:0] sigmoid_13_fu_1127_p2;
wire   [0:0] icmp_ln487_13_fu_1133_p2;
wire   [0:0] tmp_128_fu_1139_p3;
wire   [0:0] or_ln487_13_fu_1147_p2;
wire   [13:0] select_ln487_27_fu_1153_p3;
wire   [13:0] trunc_ln491_36_fu_1161_p1;
wire   [13:0] select_ln487_28_fu_1165_p3;
wire   [14:0] shl_ln491_2_fu_1173_p3;
wire   [4:0] trunc_ln491_38_fu_1195_p1;
wire   [25:0] and_ln486_1_fu_1213_p3;
wire  signed [26:0] sext_ln486_14_fu_1220_p1;
wire   [26:0] sigmoid_14_fu_1224_p2;
wire   [0:0] icmp_ln487_14_fu_1230_p2;
wire   [0:0] tmp_134_fu_1236_p3;
wire   [0:0] or_ln487_14_fu_1244_p2;
wire   [13:0] select_ln487_29_fu_1250_p3;
wire   [13:0] trunc_ln491_46_fu_1258_p1;
wire   [13:0] select_ln487_30_fu_1262_p3;
wire   [14:0] shl_ln491_3_fu_1270_p3;
wire   [4:0] trunc_ln491_47_fu_1292_p1;
wire   [25:0] and_ln486_2_fu_1310_p3;
wire  signed [26:0] sext_ln486_15_fu_1317_p1;
wire   [26:0] sigmoid_15_fu_1321_p2;
wire   [0:0] icmp_ln487_15_fu_1327_p2;
wire   [0:0] tmp_140_fu_1333_p3;
wire   [0:0] or_ln487_15_fu_1341_p2;
wire   [13:0] select_ln487_31_fu_1347_p3;
wire   [13:0] trunc_ln491_48_fu_1355_p1;
wire   [13:0] select_ln487_32_fu_1359_p3;
wire   [14:0] shl_ln491_4_fu_1367_p3;
wire   [4:0] trunc_ln491_49_fu_1389_p1;
wire   [25:0] and_ln486_3_fu_1407_p3;
wire  signed [26:0] sext_ln486_16_fu_1414_p1;
wire   [26:0] sigmoid_16_fu_1418_p2;
wire   [0:0] icmp_ln487_16_fu_1424_p2;
wire   [0:0] tmp_146_fu_1430_p3;
wire   [0:0] or_ln487_16_fu_1438_p2;
wire   [13:0] select_ln487_33_fu_1444_p3;
wire   [13:0] trunc_ln491_50_fu_1452_p1;
wire   [13:0] select_ln487_34_fu_1456_p3;
wire   [14:0] shl_ln491_10_fu_1464_p3;
wire   [4:0] trunc_ln491_51_fu_1486_p1;
wire   [25:0] and_ln486_10_fu_1504_p3;
wire  signed [26:0] sext_ln486_17_fu_1511_p1;
wire   [26:0] sigmoid_17_fu_1515_p2;
wire   [0:0] icmp_ln487_17_fu_1521_p2;
wire   [0:0] tmp_152_fu_1527_p3;
wire   [0:0] or_ln487_17_fu_1535_p2;
wire   [13:0] select_ln487_35_fu_1541_p3;
wire   [13:0] trunc_ln491_52_fu_1549_p1;
wire   [13:0] select_ln487_36_fu_1553_p3;
wire   [14:0] shl_ln491_11_fu_1561_p3;
wire   [4:0] trunc_ln491_53_fu_1583_p1;
wire   [25:0] and_ln486_11_fu_1601_p3;
wire  signed [26:0] sext_ln486_18_fu_1608_p1;
wire   [26:0] sigmoid_18_fu_1612_p2;
wire   [0:0] icmp_ln487_18_fu_1618_p2;
wire   [0:0] tmp_158_fu_1624_p3;
wire   [0:0] or_ln487_18_fu_1632_p2;
wire   [13:0] select_ln487_37_fu_1638_p3;
wire   [13:0] trunc_ln491_54_fu_1646_p1;
wire   [13:0] select_ln487_38_fu_1650_p3;
wire   [14:0] shl_ln491_12_fu_1658_p3;
wire   [4:0] trunc_ln491_55_fu_1680_p1;
wire   [25:0] and_ln486_12_fu_1698_p3;
wire  signed [26:0] sext_ln486_19_fu_1705_p1;
wire   [26:0] sigmoid_19_fu_1709_p2;
wire   [0:0] icmp_ln487_19_fu_1715_p2;
wire   [0:0] tmp_164_fu_1721_p3;
wire   [0:0] or_ln487_19_fu_1729_p2;
wire   [13:0] select_ln487_39_fu_1735_p3;
wire   [13:0] trunc_ln491_56_fu_1743_p1;
wire   [13:0] select_ln487_40_fu_1747_p3;
wire   [14:0] shl_ln491_13_fu_1755_p3;
wire   [4:0] trunc_ln491_57_fu_1777_p1;
wire   [25:0] and_ln486_13_fu_1795_p3;
wire  signed [26:0] sext_ln486_20_fu_1802_p1;
wire   [26:0] sigmoid_20_fu_1806_p2;
wire   [0:0] icmp_ln487_20_fu_1812_p2;
wire   [0:0] tmp_170_fu_1818_p3;
wire   [0:0] or_ln487_20_fu_1826_p2;
wire   [13:0] select_ln487_41_fu_1832_p3;
wire   [13:0] trunc_ln491_58_fu_1840_p1;
wire   [13:0] select_ln487_42_fu_1844_p3;
wire   [14:0] shl_ln491_14_fu_1852_p3;
wire   [4:0] trunc_ln491_59_fu_1874_p1;
wire   [0:0] tmp_82_fu_1901_p3;
wire   [0:0] or_ln491_fu_1915_p2;
wire   [0:0] tmp_83_fu_1908_p3;
wire   [0:0] and_ln491_fu_1920_p2;
wire   [7:0] trunc_ln_fu_1892_p4;
wire   [7:0] zext_ln491_fu_1926_p1;
wire   [7:0] add_ln491_12_fu_1930_p2;
wire   [0:0] tmp_85_fu_1936_p3;
wire   [0:0] xor_ln491_36_fu_1950_p2;
wire   [0:0] xor_ln491_fu_1944_p2;
wire   [0:0] and_ln491_30_fu_1961_p2;
wire   [0:0] or_ln491_30_fu_1955_p2;
wire   [0:0] xor_ln491_37_fu_1971_p2;
wire   [0:0] xor_ln491_38_fu_1976_p2;
wire   [0:0] or_ln491_31_fu_1982_p2;
wire   [0:0] xor_ln491_39_fu_1988_p2;
wire   [0:0] and_ln491_31_fu_1966_p2;
wire   [0:0] and_ln491_33_fu_1999_p2;
wire   [0:0] or_ln491_32_fu_2004_p2;
wire   [0:0] and_ln491_32_fu_1993_p2;
wire   [0:0] xor_ln491_40_fu_2010_p2;
wire   [0:0] or_ln491_33_fu_2023_p2;
wire   [7:0] select_ln491_fu_2015_p3;
wire   [0:0] tmp_88_fu_2046_p3;
wire   [0:0] or_ln491_34_fu_2060_p2;
wire   [0:0] tmp_89_fu_2053_p3;
wire   [0:0] and_ln491_34_fu_2065_p2;
wire   [7:0] trunc_ln491_s_fu_2037_p4;
wire   [7:0] zext_ln491_6_fu_2071_p1;
wire   [7:0] add_ln491_14_fu_2075_p2;
wire   [0:0] tmp_91_fu_2081_p3;
wire   [0:0] xor_ln491_42_fu_2095_p2;
wire   [0:0] xor_ln491_41_fu_2089_p2;
wire   [0:0] and_ln491_35_fu_2106_p2;
wire   [0:0] or_ln491_35_fu_2100_p2;
wire   [0:0] xor_ln491_43_fu_2116_p2;
wire   [0:0] xor_ln491_44_fu_2121_p2;
wire   [0:0] or_ln491_36_fu_2127_p2;
wire   [0:0] xor_ln491_45_fu_2133_p2;
wire   [0:0] and_ln491_36_fu_2111_p2;
wire   [0:0] and_ln491_38_fu_2144_p2;
wire   [0:0] or_ln491_37_fu_2149_p2;
wire   [0:0] and_ln491_37_fu_2138_p2;
wire   [0:0] xor_ln491_46_fu_2155_p2;
wire   [0:0] or_ln491_38_fu_2168_p2;
wire   [7:0] select_ln491_13_fu_2160_p3;
wire   [0:0] tmp_94_fu_2191_p3;
wire   [0:0] or_ln491_39_fu_2205_p2;
wire   [0:0] tmp_95_fu_2198_p3;
wire   [0:0] and_ln491_39_fu_2210_p2;
wire   [7:0] trunc_ln491_15_fu_2182_p4;
wire   [7:0] zext_ln491_7_fu_2216_p1;
wire   [7:0] add_ln491_16_fu_2220_p2;
wire   [0:0] tmp_97_fu_2226_p3;
wire   [0:0] xor_ln491_48_fu_2240_p2;
wire   [0:0] xor_ln491_47_fu_2234_p2;
wire   [0:0] and_ln491_40_fu_2251_p2;
wire   [0:0] or_ln491_40_fu_2245_p2;
wire   [0:0] xor_ln491_49_fu_2261_p2;
wire   [0:0] xor_ln491_50_fu_2266_p2;
wire   [0:0] or_ln491_41_fu_2272_p2;
wire   [0:0] xor_ln491_51_fu_2278_p2;
wire   [0:0] and_ln491_41_fu_2256_p2;
wire   [0:0] and_ln491_43_fu_2289_p2;
wire   [0:0] or_ln491_42_fu_2294_p2;
wire   [0:0] and_ln491_42_fu_2283_p2;
wire   [0:0] xor_ln491_52_fu_2300_p2;
wire   [0:0] or_ln491_43_fu_2313_p2;
wire   [7:0] select_ln491_15_fu_2305_p3;
wire   [0:0] tmp_100_fu_2336_p3;
wire   [0:0] or_ln491_44_fu_2350_p2;
wire   [0:0] tmp_101_fu_2343_p3;
wire   [0:0] and_ln491_44_fu_2355_p2;
wire   [7:0] trunc_ln491_22_fu_2327_p4;
wire   [7:0] zext_ln491_8_fu_2361_p1;
wire   [7:0] add_ln491_18_fu_2365_p2;
wire   [0:0] tmp_103_fu_2371_p3;
wire   [0:0] xor_ln491_54_fu_2385_p2;
wire   [0:0] xor_ln491_53_fu_2379_p2;
wire   [0:0] and_ln491_45_fu_2396_p2;
wire   [0:0] or_ln491_45_fu_2390_p2;
wire   [0:0] xor_ln491_55_fu_2406_p2;
wire   [0:0] xor_ln491_56_fu_2411_p2;
wire   [0:0] or_ln491_46_fu_2417_p2;
wire   [0:0] xor_ln491_57_fu_2423_p2;
wire   [0:0] and_ln491_46_fu_2401_p2;
wire   [0:0] and_ln491_48_fu_2434_p2;
wire   [0:0] or_ln491_47_fu_2439_p2;
wire   [0:0] and_ln491_47_fu_2428_p2;
wire   [0:0] xor_ln491_58_fu_2445_p2;
wire   [0:0] or_ln491_48_fu_2458_p2;
wire   [7:0] select_ln491_17_fu_2450_p3;
wire   [0:0] tmp_106_fu_2481_p3;
wire   [0:0] or_ln491_49_fu_2495_p2;
wire   [0:0] tmp_107_fu_2488_p3;
wire   [0:0] and_ln491_49_fu_2500_p2;
wire   [7:0] trunc_ln491_25_fu_2472_p4;
wire   [7:0] zext_ln491_9_fu_2506_p1;
wire   [7:0] add_ln491_20_fu_2510_p2;
wire   [0:0] tmp_109_fu_2516_p3;
wire   [0:0] xor_ln491_60_fu_2530_p2;
wire   [0:0] xor_ln491_59_fu_2524_p2;
wire   [0:0] and_ln491_50_fu_2541_p2;
wire   [0:0] or_ln491_50_fu_2535_p2;
wire   [0:0] xor_ln491_61_fu_2551_p2;
wire   [0:0] xor_ln491_62_fu_2556_p2;
wire   [0:0] or_ln491_51_fu_2562_p2;
wire   [0:0] xor_ln491_63_fu_2568_p2;
wire   [0:0] and_ln491_51_fu_2546_p2;
wire   [0:0] and_ln491_53_fu_2579_p2;
wire   [0:0] or_ln491_52_fu_2584_p2;
wire   [0:0] and_ln491_52_fu_2573_p2;
wire   [0:0] xor_ln491_64_fu_2590_p2;
wire   [0:0] or_ln491_53_fu_2603_p2;
wire   [7:0] select_ln491_19_fu_2595_p3;
wire   [0:0] tmp_112_fu_2626_p3;
wire   [0:0] or_ln491_54_fu_2640_p2;
wire   [0:0] tmp_113_fu_2633_p3;
wire   [0:0] and_ln491_54_fu_2645_p2;
wire   [7:0] trunc_ln491_28_fu_2617_p4;
wire   [7:0] zext_ln491_10_fu_2651_p1;
wire   [7:0] add_ln491_22_fu_2655_p2;
wire   [0:0] tmp_115_fu_2661_p3;
wire   [0:0] xor_ln491_66_fu_2675_p2;
wire   [0:0] xor_ln491_65_fu_2669_p2;
wire   [0:0] and_ln491_55_fu_2686_p2;
wire   [0:0] or_ln491_55_fu_2680_p2;
wire   [0:0] xor_ln491_67_fu_2696_p2;
wire   [0:0] xor_ln491_68_fu_2701_p2;
wire   [0:0] or_ln491_56_fu_2707_p2;
wire   [0:0] xor_ln491_69_fu_2713_p2;
wire   [0:0] and_ln491_56_fu_2691_p2;
wire   [0:0] and_ln491_58_fu_2724_p2;
wire   [0:0] or_ln491_57_fu_2729_p2;
wire   [0:0] and_ln491_57_fu_2718_p2;
wire   [0:0] xor_ln491_70_fu_2735_p2;
wire   [0:0] or_ln491_58_fu_2748_p2;
wire   [7:0] select_ln491_21_fu_2740_p3;
wire   [0:0] tmp_118_fu_2771_p3;
wire   [0:0] or_ln491_59_fu_2785_p2;
wire   [0:0] tmp_119_fu_2778_p3;
wire   [0:0] and_ln491_59_fu_2790_p2;
wire   [7:0] trunc_ln491_31_fu_2762_p4;
wire   [7:0] zext_ln491_11_fu_2796_p1;
wire   [7:0] add_ln491_24_fu_2800_p2;
wire   [0:0] tmp_121_fu_2806_p3;
wire   [0:0] xor_ln491_72_fu_2820_p2;
wire   [0:0] xor_ln491_71_fu_2814_p2;
wire   [0:0] and_ln491_60_fu_2831_p2;
wire   [0:0] or_ln491_60_fu_2825_p2;
wire   [0:0] xor_ln491_73_fu_2841_p2;
wire   [0:0] xor_ln491_74_fu_2846_p2;
wire   [0:0] or_ln491_61_fu_2852_p2;
wire   [0:0] xor_ln491_75_fu_2858_p2;
wire   [0:0] and_ln491_61_fu_2836_p2;
wire   [0:0] and_ln491_63_fu_2869_p2;
wire   [0:0] or_ln491_62_fu_2874_p2;
wire   [0:0] and_ln491_62_fu_2863_p2;
wire   [0:0] xor_ln491_76_fu_2880_p2;
wire   [0:0] or_ln491_63_fu_2893_p2;
wire   [7:0] select_ln491_23_fu_2885_p3;
wire   [0:0] tmp_124_fu_2916_p3;
wire   [0:0] or_ln491_64_fu_2930_p2;
wire   [0:0] tmp_125_fu_2923_p3;
wire   [0:0] and_ln491_64_fu_2935_p2;
wire   [7:0] trunc_ln491_34_fu_2907_p4;
wire   [7:0] zext_ln491_12_fu_2941_p1;
wire   [7:0] add_ln491_26_fu_2945_p2;
wire   [0:0] tmp_127_fu_2951_p3;
wire   [0:0] xor_ln491_78_fu_2965_p2;
wire   [0:0] xor_ln491_77_fu_2959_p2;
wire   [0:0] and_ln491_65_fu_2976_p2;
wire   [0:0] or_ln491_65_fu_2970_p2;
wire   [0:0] xor_ln491_79_fu_2986_p2;
wire   [0:0] xor_ln491_80_fu_2991_p2;
wire   [0:0] or_ln491_66_fu_2997_p2;
wire   [0:0] xor_ln491_81_fu_3003_p2;
wire   [0:0] and_ln491_66_fu_2981_p2;
wire   [0:0] and_ln491_68_fu_3014_p2;
wire   [0:0] or_ln491_67_fu_3019_p2;
wire   [0:0] and_ln491_67_fu_3008_p2;
wire   [0:0] xor_ln491_82_fu_3025_p2;
wire   [0:0] or_ln491_68_fu_3038_p2;
wire   [7:0] select_ln491_25_fu_3030_p3;
wire   [0:0] tmp_130_fu_3061_p3;
wire   [0:0] or_ln491_69_fu_3075_p2;
wire   [0:0] tmp_131_fu_3068_p3;
wire   [0:0] and_ln491_69_fu_3080_p2;
wire   [7:0] trunc_ln491_37_fu_3052_p4;
wire   [7:0] zext_ln491_13_fu_3086_p1;
wire   [7:0] add_ln491_28_fu_3090_p2;
wire   [0:0] tmp_133_fu_3096_p3;
wire   [0:0] xor_ln491_84_fu_3110_p2;
wire   [0:0] xor_ln491_83_fu_3104_p2;
wire   [0:0] and_ln491_70_fu_3121_p2;
wire   [0:0] or_ln491_70_fu_3115_p2;
wire   [0:0] xor_ln491_85_fu_3131_p2;
wire   [0:0] xor_ln491_86_fu_3136_p2;
wire   [0:0] or_ln491_71_fu_3142_p2;
wire   [0:0] xor_ln491_87_fu_3148_p2;
wire   [0:0] and_ln491_71_fu_3126_p2;
wire   [0:0] and_ln491_73_fu_3159_p2;
wire   [0:0] or_ln491_72_fu_3164_p2;
wire   [0:0] and_ln491_72_fu_3153_p2;
wire   [0:0] xor_ln491_88_fu_3170_p2;
wire   [0:0] or_ln491_73_fu_3183_p2;
wire   [7:0] select_ln491_27_fu_3175_p3;
wire   [0:0] tmp_136_fu_3206_p3;
wire   [0:0] or_ln491_74_fu_3220_p2;
wire   [0:0] tmp_137_fu_3213_p3;
wire   [0:0] and_ln491_74_fu_3225_p2;
wire   [7:0] trunc_ln491_39_fu_3197_p4;
wire   [7:0] zext_ln491_14_fu_3231_p1;
wire   [7:0] add_ln491_30_fu_3235_p2;
wire   [0:0] tmp_139_fu_3241_p3;
wire   [0:0] xor_ln491_90_fu_3255_p2;
wire   [0:0] xor_ln491_89_fu_3249_p2;
wire   [0:0] and_ln491_75_fu_3266_p2;
wire   [0:0] or_ln491_75_fu_3260_p2;
wire   [0:0] xor_ln491_91_fu_3276_p2;
wire   [0:0] xor_ln491_92_fu_3281_p2;
wire   [0:0] or_ln491_76_fu_3287_p2;
wire   [0:0] xor_ln491_93_fu_3293_p2;
wire   [0:0] and_ln491_76_fu_3271_p2;
wire   [0:0] and_ln491_78_fu_3304_p2;
wire   [0:0] or_ln491_77_fu_3309_p2;
wire   [0:0] and_ln491_77_fu_3298_p2;
wire   [0:0] xor_ln491_94_fu_3315_p2;
wire   [0:0] or_ln491_78_fu_3328_p2;
wire   [7:0] select_ln491_29_fu_3320_p3;
wire   [0:0] tmp_142_fu_3351_p3;
wire   [0:0] or_ln491_79_fu_3365_p2;
wire   [0:0] tmp_143_fu_3358_p3;
wire   [0:0] and_ln491_79_fu_3370_p2;
wire   [7:0] trunc_ln491_40_fu_3342_p4;
wire   [7:0] zext_ln491_15_fu_3376_p1;
wire   [7:0] add_ln491_32_fu_3380_p2;
wire   [0:0] tmp_145_fu_3386_p3;
wire   [0:0] xor_ln491_96_fu_3400_p2;
wire   [0:0] xor_ln491_95_fu_3394_p2;
wire   [0:0] and_ln491_80_fu_3411_p2;
wire   [0:0] or_ln491_80_fu_3405_p2;
wire   [0:0] xor_ln491_97_fu_3421_p2;
wire   [0:0] xor_ln491_98_fu_3426_p2;
wire   [0:0] or_ln491_81_fu_3432_p2;
wire   [0:0] xor_ln491_99_fu_3438_p2;
wire   [0:0] and_ln491_81_fu_3416_p2;
wire   [0:0] and_ln491_83_fu_3449_p2;
wire   [0:0] or_ln491_82_fu_3454_p2;
wire   [0:0] and_ln491_82_fu_3443_p2;
wire   [0:0] xor_ln491_100_fu_3460_p2;
wire   [0:0] or_ln491_83_fu_3473_p2;
wire   [7:0] select_ln491_31_fu_3465_p3;
wire   [0:0] tmp_148_fu_3496_p3;
wire   [0:0] or_ln491_84_fu_3510_p2;
wire   [0:0] tmp_149_fu_3503_p3;
wire   [0:0] and_ln491_84_fu_3515_p2;
wire   [7:0] trunc_ln491_41_fu_3487_p4;
wire   [7:0] zext_ln491_16_fu_3521_p1;
wire   [7:0] add_ln491_34_fu_3525_p2;
wire   [0:0] tmp_151_fu_3531_p3;
wire   [0:0] xor_ln491_102_fu_3545_p2;
wire   [0:0] xor_ln491_101_fu_3539_p2;
wire   [0:0] and_ln491_85_fu_3556_p2;
wire   [0:0] or_ln491_85_fu_3550_p2;
wire   [0:0] xor_ln491_103_fu_3566_p2;
wire   [0:0] xor_ln491_104_fu_3571_p2;
wire   [0:0] or_ln491_86_fu_3577_p2;
wire   [0:0] xor_ln491_105_fu_3583_p2;
wire   [0:0] and_ln491_86_fu_3561_p2;
wire   [0:0] and_ln491_88_fu_3594_p2;
wire   [0:0] or_ln491_87_fu_3599_p2;
wire   [0:0] and_ln491_87_fu_3588_p2;
wire   [0:0] xor_ln491_106_fu_3605_p2;
wire   [0:0] or_ln491_88_fu_3618_p2;
wire   [7:0] select_ln491_33_fu_3610_p3;
wire   [0:0] tmp_154_fu_3641_p3;
wire   [0:0] or_ln491_89_fu_3655_p2;
wire   [0:0] tmp_155_fu_3648_p3;
wire   [0:0] and_ln491_89_fu_3660_p2;
wire   [7:0] trunc_ln491_42_fu_3632_p4;
wire   [7:0] zext_ln491_17_fu_3666_p1;
wire   [7:0] add_ln491_36_fu_3670_p2;
wire   [0:0] tmp_157_fu_3676_p3;
wire   [0:0] xor_ln491_108_fu_3690_p2;
wire   [0:0] xor_ln491_107_fu_3684_p2;
wire   [0:0] and_ln491_90_fu_3701_p2;
wire   [0:0] or_ln491_90_fu_3695_p2;
wire   [0:0] xor_ln491_109_fu_3711_p2;
wire   [0:0] xor_ln491_110_fu_3716_p2;
wire   [0:0] or_ln491_91_fu_3722_p2;
wire   [0:0] xor_ln491_111_fu_3728_p2;
wire   [0:0] and_ln491_91_fu_3706_p2;
wire   [0:0] and_ln491_93_fu_3739_p2;
wire   [0:0] or_ln491_92_fu_3744_p2;
wire   [0:0] and_ln491_92_fu_3733_p2;
wire   [0:0] xor_ln491_112_fu_3750_p2;
wire   [0:0] or_ln491_93_fu_3763_p2;
wire   [7:0] select_ln491_35_fu_3755_p3;
wire   [0:0] tmp_160_fu_3786_p3;
wire   [0:0] or_ln491_94_fu_3800_p2;
wire   [0:0] tmp_161_fu_3793_p3;
wire   [0:0] and_ln491_94_fu_3805_p2;
wire   [7:0] trunc_ln491_43_fu_3777_p4;
wire   [7:0] zext_ln491_18_fu_3811_p1;
wire   [7:0] add_ln491_38_fu_3815_p2;
wire   [0:0] tmp_163_fu_3821_p3;
wire   [0:0] xor_ln491_114_fu_3835_p2;
wire   [0:0] xor_ln491_113_fu_3829_p2;
wire   [0:0] and_ln491_95_fu_3846_p2;
wire   [0:0] or_ln491_95_fu_3840_p2;
wire   [0:0] xor_ln491_115_fu_3856_p2;
wire   [0:0] xor_ln491_116_fu_3861_p2;
wire   [0:0] or_ln491_96_fu_3867_p2;
wire   [0:0] xor_ln491_117_fu_3873_p2;
wire   [0:0] and_ln491_96_fu_3851_p2;
wire   [0:0] and_ln491_98_fu_3884_p2;
wire   [0:0] or_ln491_97_fu_3889_p2;
wire   [0:0] and_ln491_97_fu_3878_p2;
wire   [0:0] xor_ln491_118_fu_3895_p2;
wire   [0:0] or_ln491_98_fu_3908_p2;
wire   [7:0] select_ln491_37_fu_3900_p3;
wire   [0:0] tmp_166_fu_3931_p3;
wire   [0:0] or_ln491_99_fu_3945_p2;
wire   [0:0] tmp_167_fu_3938_p3;
wire   [0:0] and_ln491_99_fu_3950_p2;
wire   [7:0] trunc_ln491_44_fu_3922_p4;
wire   [7:0] zext_ln491_19_fu_3956_p1;
wire   [7:0] add_ln491_40_fu_3960_p2;
wire   [0:0] tmp_169_fu_3966_p3;
wire   [0:0] xor_ln491_120_fu_3980_p2;
wire   [0:0] xor_ln491_119_fu_3974_p2;
wire   [0:0] and_ln491_100_fu_3991_p2;
wire   [0:0] or_ln491_100_fu_3985_p2;
wire   [0:0] xor_ln491_121_fu_4001_p2;
wire   [0:0] xor_ln491_122_fu_4006_p2;
wire   [0:0] or_ln491_101_fu_4012_p2;
wire   [0:0] xor_ln491_123_fu_4018_p2;
wire   [0:0] and_ln491_101_fu_3996_p2;
wire   [0:0] and_ln491_103_fu_4029_p2;
wire   [0:0] or_ln491_102_fu_4034_p2;
wire   [0:0] and_ln491_102_fu_4023_p2;
wire   [0:0] xor_ln491_124_fu_4040_p2;
wire   [0:0] or_ln491_103_fu_4053_p2;
wire   [7:0] select_ln491_39_fu_4045_p3;
wire   [0:0] tmp_172_fu_4076_p3;
wire   [0:0] or_ln491_104_fu_4090_p2;
wire   [0:0] tmp_173_fu_4083_p3;
wire   [0:0] and_ln491_104_fu_4095_p2;
wire   [7:0] trunc_ln491_45_fu_4067_p4;
wire   [7:0] zext_ln491_20_fu_4101_p1;
wire   [7:0] add_ln491_42_fu_4105_p2;
wire   [0:0] tmp_175_fu_4111_p3;
wire   [0:0] xor_ln491_126_fu_4125_p2;
wire   [0:0] xor_ln491_125_fu_4119_p2;
wire   [0:0] and_ln491_105_fu_4136_p2;
wire   [0:0] or_ln491_105_fu_4130_p2;
wire   [0:0] xor_ln491_127_fu_4146_p2;
wire   [0:0] xor_ln491_128_fu_4151_p2;
wire   [0:0] or_ln491_106_fu_4157_p2;
wire   [0:0] xor_ln491_129_fu_4163_p2;
wire   [0:0] and_ln491_106_fu_4141_p2;
wire   [0:0] and_ln491_108_fu_4174_p2;
wire   [0:0] or_ln491_107_fu_4179_p2;
wire   [0:0] and_ln491_107_fu_4168_p2;
wire   [0:0] xor_ln491_130_fu_4185_p2;
wire   [0:0] or_ln491_108_fu_4198_p2;
wire   [7:0] select_ln491_41_fu_4190_p3;
wire   [7:0] select_ln491_42_fu_4204_p3;
wire   [7:0] select_ln491_40_fu_4059_p3;
wire   [7:0] select_ln491_38_fu_3914_p3;
wire   [7:0] select_ln491_36_fu_3769_p3;
wire   [7:0] select_ln491_34_fu_3624_p3;
wire   [7:0] select_ln491_32_fu_3479_p3;
wire   [7:0] select_ln491_30_fu_3334_p3;
wire   [7:0] select_ln491_28_fu_3189_p3;
wire   [7:0] out_data_11_fu_3044_p3;
wire   [7:0] out_data_10_fu_2899_p3;
wire   [7:0] out_data_9_fu_2754_p3;
wire   [7:0] out_data_8_fu_2609_p3;
wire   [7:0] out_data_7_fu_2464_p3;
wire   [7:0] out_data_6_fu_2319_p3;
wire   [7:0] out_data_5_fu_2174_p3;
wire   [7:0] out_data_fu_2029_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_278;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i_fu_144 = 7'd0;
end

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_278)) begin
        if ((icmp_ln476_fu_169_p2 == 1'd0)) begin
            i_fu_144 <= i_4_fu_175_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_144 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln491_13_reg_4367[14 : 2] <= add_ln491_13_fu_502_p2[14 : 2];
        add_ln491_15_reg_4394[14 : 2] <= add_ln491_15_fu_599_p2[14 : 2];
        add_ln491_17_reg_4421[14 : 2] <= add_ln491_17_fu_696_p2[14 : 2];
        add_ln491_19_reg_4448[14 : 2] <= add_ln491_19_fu_793_p2[14 : 2];
        add_ln491_21_reg_4475[14 : 2] <= add_ln491_21_fu_890_p2[14 : 2];
        add_ln491_23_reg_4502[14 : 2] <= add_ln491_23_fu_987_p2[14 : 2];
        add_ln491_25_reg_4529[14 : 2] <= add_ln491_25_fu_1084_p2[14 : 2];
        add_ln491_27_reg_4556[14 : 2] <= add_ln491_27_fu_1181_p2[14 : 2];
        add_ln491_29_reg_4583[14 : 2] <= add_ln491_29_fu_1278_p2[14 : 2];
        add_ln491_31_reg_4610[14 : 2] <= add_ln491_31_fu_1375_p2[14 : 2];
        add_ln491_33_reg_4637[14 : 2] <= add_ln491_33_fu_1472_p2[14 : 2];
        add_ln491_35_reg_4664[14 : 2] <= add_ln491_35_fu_1569_p2[14 : 2];
        add_ln491_37_reg_4691[14 : 2] <= add_ln491_37_fu_1666_p2[14 : 2];
        add_ln491_39_reg_4718[14 : 2] <= add_ln491_39_fu_1763_p2[14 : 2];
        add_ln491_41_reg_4745[14 : 2] <= add_ln491_41_fu_1860_p2[14 : 2];
        add_ln491_reg_4340[14 : 2] <= add_ln491_fu_405_p2[14 : 2];
        icmp_ln491_10_reg_4491 <= icmp_ln491_10_fu_908_p2;
        icmp_ln491_11_reg_4518 <= icmp_ln491_11_fu_1005_p2;
        icmp_ln491_12_reg_4545 <= icmp_ln491_12_fu_1102_p2;
        icmp_ln491_13_reg_4572 <= icmp_ln491_13_fu_1199_p2;
        icmp_ln491_14_reg_4599 <= icmp_ln491_14_fu_1296_p2;
        icmp_ln491_15_reg_4626 <= icmp_ln491_15_fu_1393_p2;
        icmp_ln491_16_reg_4653 <= icmp_ln491_16_fu_1490_p2;
        icmp_ln491_17_reg_4680 <= icmp_ln491_17_fu_1587_p2;
        icmp_ln491_18_reg_4707 <= icmp_ln491_18_fu_1684_p2;
        icmp_ln491_19_reg_4734 <= icmp_ln491_19_fu_1781_p2;
        icmp_ln491_20_reg_4761 <= icmp_ln491_20_fu_1878_p2;
        icmp_ln491_6_reg_4383 <= icmp_ln491_6_fu_520_p2;
        icmp_ln491_7_reg_4410 <= icmp_ln491_7_fu_617_p2;
        icmp_ln491_8_reg_4437 <= icmp_ln491_8_fu_714_p2;
        icmp_ln491_9_reg_4464 <= icmp_ln491_9_fu_811_p2;
        icmp_ln491_reg_4356 <= icmp_ln491_fu_423_p2;
        tmp_102_reg_4442 <= add_ln491_17_fu_696_p2[32'd13];
        tmp_105_reg_4455 <= add_ln491_19_fu_793_p2[32'd14];
        tmp_108_reg_4469 <= add_ln491_19_fu_793_p2[32'd13];
        tmp_111_reg_4482 <= add_ln491_21_fu_890_p2[32'd14];
        tmp_114_reg_4496 <= add_ln491_21_fu_890_p2[32'd13];
        tmp_117_reg_4509 <= add_ln491_23_fu_987_p2[32'd14];
        tmp_120_reg_4523 <= add_ln491_23_fu_987_p2[32'd13];
        tmp_123_reg_4536 <= add_ln491_25_fu_1084_p2[32'd14];
        tmp_126_reg_4550 <= add_ln491_25_fu_1084_p2[32'd13];
        tmp_129_reg_4563 <= add_ln491_27_fu_1181_p2[32'd14];
        tmp_132_reg_4577 <= add_ln491_27_fu_1181_p2[32'd13];
        tmp_135_reg_4590 <= add_ln491_29_fu_1278_p2[32'd14];
        tmp_138_reg_4604 <= add_ln491_29_fu_1278_p2[32'd13];
        tmp_141_reg_4617 <= add_ln491_31_fu_1375_p2[32'd14];
        tmp_144_reg_4631 <= add_ln491_31_fu_1375_p2[32'd13];
        tmp_147_reg_4644 <= add_ln491_33_fu_1472_p2[32'd14];
        tmp_150_reg_4658 <= add_ln491_33_fu_1472_p2[32'd13];
        tmp_153_reg_4671 <= add_ln491_35_fu_1569_p2[32'd14];
        tmp_156_reg_4685 <= add_ln491_35_fu_1569_p2[32'd13];
        tmp_159_reg_4698 <= add_ln491_37_fu_1666_p2[32'd14];
        tmp_162_reg_4712 <= add_ln491_37_fu_1666_p2[32'd13];
        tmp_165_reg_4725 <= add_ln491_39_fu_1763_p2[32'd14];
        tmp_168_reg_4739 <= add_ln491_39_fu_1763_p2[32'd13];
        tmp_171_reg_4752 <= add_ln491_41_fu_1860_p2[32'd14];
        tmp_174_reg_4766 <= add_ln491_41_fu_1860_p2[32'd13];
        tmp_81_reg_4347 <= add_ln491_fu_405_p2[32'd14];
        tmp_84_reg_4361 <= add_ln491_fu_405_p2[32'd13];
        tmp_87_reg_4374 <= add_ln491_13_fu_502_p2[32'd14];
        tmp_90_reg_4388 <= add_ln491_13_fu_502_p2[32'd13];
        tmp_93_reg_4401 <= add_ln491_15_fu_599_p2[32'd14];
        tmp_96_reg_4415 <= add_ln491_15_fu_599_p2[32'd13];
        tmp_99_reg_4428 <= add_ln491_17_fu_696_p2[32'd14];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_15_reg_4270 <= {{layer6_out_dout[74:50]}};
        tmp_16_reg_4275 <= {{layer6_out_dout[99:75]}};
        tmp_17_reg_4280 <= {{layer6_out_dout[124:100]}};
        tmp_18_reg_4285 <= {{layer6_out_dout[149:125]}};
        tmp_19_reg_4290 <= {{layer6_out_dout[174:150]}};
        tmp_20_reg_4295 <= {{layer6_out_dout[199:175]}};
        tmp_21_reg_4300 <= {{layer6_out_dout[224:200]}};
        tmp_22_reg_4305 <= {{layer6_out_dout[249:225]}};
        tmp_23_reg_4310 <= {{layer6_out_dout[274:250]}};
        tmp_24_reg_4315 <= {{layer6_out_dout[299:275]}};
        tmp_25_reg_4320 <= {{layer6_out_dout[324:300]}};
        tmp_26_reg_4325 <= {{layer6_out_dout[349:325]}};
        tmp_27_reg_4330 <= {{layer6_out_dout[374:350]}};
        tmp_28_reg_4335 <= {{layer6_out_dout[399:375]}};
        tmp_s_reg_4265 <= {{layer6_out_dout[49:25]}};
        trunc_ln486_reg_4260 <= trunc_ln486_fu_186_p1;
    end
end

always @ (*) begin
    if (((icmp_ln476_fu_169_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer6_out_blk_n = layer6_out_empty_n;
    end else begin
        layer6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer6_out_read = 1'b1;
    end else begin
        layer6_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer8_out_blk_n = layer8_out_full_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer8_out_write = 1'b1;
    end else begin
        layer8_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln491_12_fu_1930_p2 = (trunc_ln_fu_1892_p4 + zext_ln491_fu_1926_p1);

assign add_ln491_13_fu_502_p2 = ($signed(shl_ln491_s_fu_494_p3) + $signed(15'd24576));

assign add_ln491_14_fu_2075_p2 = (trunc_ln491_s_fu_2037_p4 + zext_ln491_6_fu_2071_p1);

assign add_ln491_15_fu_599_p2 = ($signed(shl_ln491_5_fu_591_p3) + $signed(15'd24576));

assign add_ln491_16_fu_2220_p2 = (trunc_ln491_15_fu_2182_p4 + zext_ln491_7_fu_2216_p1);

assign add_ln491_17_fu_696_p2 = ($signed(shl_ln491_6_fu_688_p3) + $signed(15'd24576));

assign add_ln491_18_fu_2365_p2 = (trunc_ln491_22_fu_2327_p4 + zext_ln491_8_fu_2361_p1);

assign add_ln491_19_fu_793_p2 = ($signed(shl_ln491_7_fu_785_p3) + $signed(15'd24576));

assign add_ln491_20_fu_2510_p2 = (trunc_ln491_25_fu_2472_p4 + zext_ln491_9_fu_2506_p1);

assign add_ln491_21_fu_890_p2 = ($signed(shl_ln491_8_fu_882_p3) + $signed(15'd24576));

assign add_ln491_22_fu_2655_p2 = (trunc_ln491_28_fu_2617_p4 + zext_ln491_10_fu_2651_p1);

assign add_ln491_23_fu_987_p2 = ($signed(shl_ln491_9_fu_979_p3) + $signed(15'd24576));

assign add_ln491_24_fu_2800_p2 = (trunc_ln491_31_fu_2762_p4 + zext_ln491_11_fu_2796_p1);

assign add_ln491_25_fu_1084_p2 = ($signed(shl_ln491_1_fu_1076_p3) + $signed(15'd24576));

assign add_ln491_26_fu_2945_p2 = (trunc_ln491_34_fu_2907_p4 + zext_ln491_12_fu_2941_p1);

assign add_ln491_27_fu_1181_p2 = ($signed(shl_ln491_2_fu_1173_p3) + $signed(15'd24576));

assign add_ln491_28_fu_3090_p2 = (trunc_ln491_37_fu_3052_p4 + zext_ln491_13_fu_3086_p1);

assign add_ln491_29_fu_1278_p2 = ($signed(shl_ln491_3_fu_1270_p3) + $signed(15'd24576));

assign add_ln491_30_fu_3235_p2 = (trunc_ln491_39_fu_3197_p4 + zext_ln491_14_fu_3231_p1);

assign add_ln491_31_fu_1375_p2 = ($signed(shl_ln491_4_fu_1367_p3) + $signed(15'd24576));

assign add_ln491_32_fu_3380_p2 = (trunc_ln491_40_fu_3342_p4 + zext_ln491_15_fu_3376_p1);

assign add_ln491_33_fu_1472_p2 = ($signed(shl_ln491_10_fu_1464_p3) + $signed(15'd24576));

assign add_ln491_34_fu_3525_p2 = (trunc_ln491_41_fu_3487_p4 + zext_ln491_16_fu_3521_p1);

assign add_ln491_35_fu_1569_p2 = ($signed(shl_ln491_11_fu_1561_p3) + $signed(15'd24576));

assign add_ln491_36_fu_3670_p2 = (trunc_ln491_42_fu_3632_p4 + zext_ln491_17_fu_3666_p1);

assign add_ln491_37_fu_1666_p2 = ($signed(shl_ln491_12_fu_1658_p3) + $signed(15'd24576));

assign add_ln491_38_fu_3815_p2 = (trunc_ln491_43_fu_3777_p4 + zext_ln491_18_fu_3811_p1);

assign add_ln491_39_fu_1763_p2 = ($signed(shl_ln491_13_fu_1755_p3) + $signed(15'd24576));

assign add_ln491_40_fu_3960_p2 = (trunc_ln491_44_fu_3922_p4 + zext_ln491_19_fu_3956_p1);

assign add_ln491_41_fu_1860_p2 = ($signed(shl_ln491_14_fu_1852_p3) + $signed(15'd24576));

assign add_ln491_42_fu_4105_p2 = (trunc_ln491_45_fu_4067_p4 + zext_ln491_20_fu_4101_p1);

assign add_ln491_fu_405_p2 = ($signed(shl_ln2_fu_397_p3) + $signed(15'd24576));

assign and_ln486_10_fu_1504_p3 = {{tmp_25_reg_4320}, {1'd0}};

assign and_ln486_11_fu_1601_p3 = {{tmp_26_reg_4325}, {1'd0}};

assign and_ln486_12_fu_1698_p3 = {{tmp_27_reg_4330}, {1'd0}};

assign and_ln486_13_fu_1795_p3 = {{tmp_28_reg_4335}, {1'd0}};

assign and_ln486_1_fu_1213_p3 = {{tmp_22_reg_4305}, {1'd0}};

assign and_ln486_2_fu_1310_p3 = {{tmp_23_reg_4310}, {1'd0}};

assign and_ln486_3_fu_1407_p3 = {{tmp_24_reg_4315}, {1'd0}};

assign and_ln486_4_fu_631_p3 = {{tmp_16_reg_4275}, {1'd0}};

assign and_ln486_5_fu_728_p3 = {{tmp_17_reg_4280}, {1'd0}};

assign and_ln486_6_fu_825_p3 = {{tmp_18_reg_4285}, {1'd0}};

assign and_ln486_7_fu_922_p3 = {{tmp_19_reg_4290}, {1'd0}};

assign and_ln486_8_fu_1019_p3 = {{tmp_20_reg_4295}, {1'd0}};

assign and_ln486_9_fu_1116_p3 = {{tmp_21_reg_4300}, {1'd0}};

assign and_ln486_s_fu_534_p3 = {{tmp_15_reg_4270}, {1'd0}};

assign and_ln491_100_fu_3991_p2 = (xor_ln491_119_fu_3974_p2 & tmp_165_reg_4725);

assign and_ln491_101_fu_3996_p2 = (tmp_168_reg_4739 & and_ln491_100_fu_3991_p2);

assign and_ln491_102_fu_4023_p2 = (xor_ln491_123_fu_4018_p2 & or_ln491_101_fu_4012_p2);

assign and_ln491_103_fu_4029_p2 = (tmp_169_fu_3966_p3 & tmp_165_reg_4725);

assign and_ln491_104_fu_4095_p2 = (tmp_173_fu_4083_p3 & or_ln491_104_fu_4090_p2);

assign and_ln491_105_fu_4136_p2 = (xor_ln491_125_fu_4119_p2 & tmp_171_reg_4752);

assign and_ln491_106_fu_4141_p2 = (tmp_174_reg_4766 & and_ln491_105_fu_4136_p2);

assign and_ln491_107_fu_4168_p2 = (xor_ln491_129_fu_4163_p2 & or_ln491_106_fu_4157_p2);

assign and_ln491_108_fu_4174_p2 = (tmp_175_fu_4111_p3 & tmp_171_reg_4752);

assign and_ln491_30_fu_1961_p2 = (xor_ln491_fu_1944_p2 & tmp_81_reg_4347);

assign and_ln491_31_fu_1966_p2 = (tmp_84_reg_4361 & and_ln491_30_fu_1961_p2);

assign and_ln491_32_fu_1993_p2 = (xor_ln491_39_fu_1988_p2 & or_ln491_31_fu_1982_p2);

assign and_ln491_33_fu_1999_p2 = (tmp_85_fu_1936_p3 & tmp_81_reg_4347);

assign and_ln491_34_fu_2065_p2 = (tmp_89_fu_2053_p3 & or_ln491_34_fu_2060_p2);

assign and_ln491_35_fu_2106_p2 = (xor_ln491_41_fu_2089_p2 & tmp_87_reg_4374);

assign and_ln491_36_fu_2111_p2 = (tmp_90_reg_4388 & and_ln491_35_fu_2106_p2);

assign and_ln491_37_fu_2138_p2 = (xor_ln491_45_fu_2133_p2 & or_ln491_36_fu_2127_p2);

assign and_ln491_38_fu_2144_p2 = (tmp_91_fu_2081_p3 & tmp_87_reg_4374);

assign and_ln491_39_fu_2210_p2 = (tmp_95_fu_2198_p3 & or_ln491_39_fu_2205_p2);

assign and_ln491_40_fu_2251_p2 = (xor_ln491_47_fu_2234_p2 & tmp_93_reg_4401);

assign and_ln491_41_fu_2256_p2 = (tmp_96_reg_4415 & and_ln491_40_fu_2251_p2);

assign and_ln491_42_fu_2283_p2 = (xor_ln491_51_fu_2278_p2 & or_ln491_41_fu_2272_p2);

assign and_ln491_43_fu_2289_p2 = (tmp_97_fu_2226_p3 & tmp_93_reg_4401);

assign and_ln491_44_fu_2355_p2 = (tmp_101_fu_2343_p3 & or_ln491_44_fu_2350_p2);

assign and_ln491_45_fu_2396_p2 = (xor_ln491_53_fu_2379_p2 & tmp_99_reg_4428);

assign and_ln491_46_fu_2401_p2 = (tmp_102_reg_4442 & and_ln491_45_fu_2396_p2);

assign and_ln491_47_fu_2428_p2 = (xor_ln491_57_fu_2423_p2 & or_ln491_46_fu_2417_p2);

assign and_ln491_48_fu_2434_p2 = (tmp_99_reg_4428 & tmp_103_fu_2371_p3);

assign and_ln491_49_fu_2500_p2 = (tmp_107_fu_2488_p3 & or_ln491_49_fu_2495_p2);

assign and_ln491_50_fu_2541_p2 = (xor_ln491_59_fu_2524_p2 & tmp_105_reg_4455);

assign and_ln491_51_fu_2546_p2 = (tmp_108_reg_4469 & and_ln491_50_fu_2541_p2);

assign and_ln491_52_fu_2573_p2 = (xor_ln491_63_fu_2568_p2 & or_ln491_51_fu_2562_p2);

assign and_ln491_53_fu_2579_p2 = (tmp_109_fu_2516_p3 & tmp_105_reg_4455);

assign and_ln491_54_fu_2645_p2 = (tmp_113_fu_2633_p3 & or_ln491_54_fu_2640_p2);

assign and_ln491_55_fu_2686_p2 = (xor_ln491_65_fu_2669_p2 & tmp_111_reg_4482);

assign and_ln491_56_fu_2691_p2 = (tmp_114_reg_4496 & and_ln491_55_fu_2686_p2);

assign and_ln491_57_fu_2718_p2 = (xor_ln491_69_fu_2713_p2 & or_ln491_56_fu_2707_p2);

assign and_ln491_58_fu_2724_p2 = (tmp_115_fu_2661_p3 & tmp_111_reg_4482);

assign and_ln491_59_fu_2790_p2 = (tmp_119_fu_2778_p3 & or_ln491_59_fu_2785_p2);

assign and_ln491_60_fu_2831_p2 = (xor_ln491_71_fu_2814_p2 & tmp_117_reg_4509);

assign and_ln491_61_fu_2836_p2 = (tmp_120_reg_4523 & and_ln491_60_fu_2831_p2);

assign and_ln491_62_fu_2863_p2 = (xor_ln491_75_fu_2858_p2 & or_ln491_61_fu_2852_p2);

assign and_ln491_63_fu_2869_p2 = (tmp_121_fu_2806_p3 & tmp_117_reg_4509);

assign and_ln491_64_fu_2935_p2 = (tmp_125_fu_2923_p3 & or_ln491_64_fu_2930_p2);

assign and_ln491_65_fu_2976_p2 = (xor_ln491_77_fu_2959_p2 & tmp_123_reg_4536);

assign and_ln491_66_fu_2981_p2 = (tmp_126_reg_4550 & and_ln491_65_fu_2976_p2);

assign and_ln491_67_fu_3008_p2 = (xor_ln491_81_fu_3003_p2 & or_ln491_66_fu_2997_p2);

assign and_ln491_68_fu_3014_p2 = (tmp_127_fu_2951_p3 & tmp_123_reg_4536);

assign and_ln491_69_fu_3080_p2 = (tmp_131_fu_3068_p3 & or_ln491_69_fu_3075_p2);

assign and_ln491_70_fu_3121_p2 = (xor_ln491_83_fu_3104_p2 & tmp_129_reg_4563);

assign and_ln491_71_fu_3126_p2 = (tmp_132_reg_4577 & and_ln491_70_fu_3121_p2);

assign and_ln491_72_fu_3153_p2 = (xor_ln491_87_fu_3148_p2 & or_ln491_71_fu_3142_p2);

assign and_ln491_73_fu_3159_p2 = (tmp_133_fu_3096_p3 & tmp_129_reg_4563);

assign and_ln491_74_fu_3225_p2 = (tmp_137_fu_3213_p3 & or_ln491_74_fu_3220_p2);

assign and_ln491_75_fu_3266_p2 = (xor_ln491_89_fu_3249_p2 & tmp_135_reg_4590);

assign and_ln491_76_fu_3271_p2 = (tmp_138_reg_4604 & and_ln491_75_fu_3266_p2);

assign and_ln491_77_fu_3298_p2 = (xor_ln491_93_fu_3293_p2 & or_ln491_76_fu_3287_p2);

assign and_ln491_78_fu_3304_p2 = (tmp_139_fu_3241_p3 & tmp_135_reg_4590);

assign and_ln491_79_fu_3370_p2 = (tmp_143_fu_3358_p3 & or_ln491_79_fu_3365_p2);

assign and_ln491_80_fu_3411_p2 = (xor_ln491_95_fu_3394_p2 & tmp_141_reg_4617);

assign and_ln491_81_fu_3416_p2 = (tmp_144_reg_4631 & and_ln491_80_fu_3411_p2);

assign and_ln491_82_fu_3443_p2 = (xor_ln491_99_fu_3438_p2 & or_ln491_81_fu_3432_p2);

assign and_ln491_83_fu_3449_p2 = (tmp_145_fu_3386_p3 & tmp_141_reg_4617);

assign and_ln491_84_fu_3515_p2 = (tmp_149_fu_3503_p3 & or_ln491_84_fu_3510_p2);

assign and_ln491_85_fu_3556_p2 = (xor_ln491_101_fu_3539_p2 & tmp_147_reg_4644);

assign and_ln491_86_fu_3561_p2 = (tmp_150_reg_4658 & and_ln491_85_fu_3556_p2);

assign and_ln491_87_fu_3588_p2 = (xor_ln491_105_fu_3583_p2 & or_ln491_86_fu_3577_p2);

assign and_ln491_88_fu_3594_p2 = (tmp_151_fu_3531_p3 & tmp_147_reg_4644);

assign and_ln491_89_fu_3660_p2 = (tmp_155_fu_3648_p3 & or_ln491_89_fu_3655_p2);

assign and_ln491_90_fu_3701_p2 = (xor_ln491_107_fu_3684_p2 & tmp_153_reg_4671);

assign and_ln491_91_fu_3706_p2 = (tmp_156_reg_4685 & and_ln491_90_fu_3701_p2);

assign and_ln491_92_fu_3733_p2 = (xor_ln491_111_fu_3728_p2 & or_ln491_91_fu_3722_p2);

assign and_ln491_93_fu_3739_p2 = (tmp_157_fu_3676_p3 & tmp_153_reg_4671);

assign and_ln491_94_fu_3805_p2 = (tmp_161_fu_3793_p3 & or_ln491_94_fu_3800_p2);

assign and_ln491_95_fu_3846_p2 = (xor_ln491_113_fu_3829_p2 & tmp_159_reg_4698);

assign and_ln491_96_fu_3851_p2 = (tmp_162_reg_4712 & and_ln491_95_fu_3846_p2);

assign and_ln491_97_fu_3878_p2 = (xor_ln491_117_fu_3873_p2 & or_ln491_96_fu_3867_p2);

assign and_ln491_98_fu_3884_p2 = (tmp_163_fu_3821_p3 & tmp_159_reg_4698);

assign and_ln491_99_fu_3950_p2 = (tmp_167_fu_3938_p3 & or_ln491_99_fu_3945_p2);

assign and_ln491_fu_1920_p2 = (tmp_83_fu_1908_p3 & or_ln491_fu_1915_p2);

assign and_ln_fu_437_p3 = {{tmp_s_reg_4265}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer6_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (layer8_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_278 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign i_4_fu_175_p2 = (ap_sig_allocacmp_i_3 + 7'd1);

assign icmp_ln476_fu_169_p2 = ((ap_sig_allocacmp_i_3 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln487_10_fu_842_p2 = (($signed(sigmoid_10_fu_836_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_11_fu_939_p2 = (($signed(sigmoid_11_fu_933_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_12_fu_1036_p2 = (($signed(sigmoid_12_fu_1030_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_13_fu_1133_p2 = (($signed(sigmoid_13_fu_1127_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_14_fu_1230_p2 = (($signed(sigmoid_14_fu_1224_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_15_fu_1327_p2 = (($signed(sigmoid_15_fu_1321_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_16_fu_1424_p2 = (($signed(sigmoid_16_fu_1418_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_17_fu_1521_p2 = (($signed(sigmoid_17_fu_1515_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_18_fu_1618_p2 = (($signed(sigmoid_18_fu_1612_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_19_fu_1715_p2 = (($signed(sigmoid_19_fu_1709_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_20_fu_1812_p2 = (($signed(sigmoid_20_fu_1806_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_6_fu_454_p2 = (($signed(sigmoid_6_fu_448_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_7_fu_551_p2 = (($signed(sigmoid_7_fu_545_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_8_fu_648_p2 = (($signed(sigmoid_8_fu_642_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_9_fu_745_p2 = (($signed(sigmoid_9_fu_739_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln487_fu_357_p2 = (($signed(sigmoid_fu_351_p2) > $signed(27'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln491_10_fu_908_p2 = ((trunc_ln491_29_fu_904_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_11_fu_1005_p2 = ((trunc_ln491_32_fu_1001_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_12_fu_1102_p2 = ((trunc_ln491_35_fu_1098_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_13_fu_1199_p2 = ((trunc_ln491_38_fu_1195_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_14_fu_1296_p2 = ((trunc_ln491_47_fu_1292_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_15_fu_1393_p2 = ((trunc_ln491_49_fu_1389_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_16_fu_1490_p2 = ((trunc_ln491_51_fu_1486_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_17_fu_1587_p2 = ((trunc_ln491_53_fu_1583_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_18_fu_1684_p2 = ((trunc_ln491_55_fu_1680_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_19_fu_1781_p2 = ((trunc_ln491_57_fu_1777_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_20_fu_1878_p2 = ((trunc_ln491_59_fu_1874_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_6_fu_520_p2 = ((trunc_ln491_18_fu_516_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_7_fu_617_p2 = ((trunc_ln491_20_fu_613_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_8_fu_714_p2 = ((trunc_ln491_23_fu_710_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_9_fu_811_p2 = ((trunc_ln491_26_fu_807_p1 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln491_fu_423_p2 = ((trunc_ln491_16_fu_419_p1 != 5'd0) ? 1'b1 : 1'b0);

assign layer8_out_din = {{{{{{{{{{{{{{{{select_ln491_42_fu_4204_p3}, {select_ln491_40_fu_4059_p3}}, {select_ln491_38_fu_3914_p3}}, {select_ln491_36_fu_3769_p3}}, {select_ln491_34_fu_3624_p3}}, {select_ln491_32_fu_3479_p3}}, {select_ln491_30_fu_3334_p3}}, {select_ln491_28_fu_3189_p3}}, {out_data_11_fu_3044_p3}}, {out_data_10_fu_2899_p3}}, {out_data_9_fu_2754_p3}}, {out_data_8_fu_2609_p3}}, {out_data_7_fu_2464_p3}}, {out_data_6_fu_2319_p3}}, {out_data_5_fu_2174_p3}}, {out_data_fu_2029_p3}};

assign or_ln487_10_fu_856_p2 = (tmp_110_fu_848_p3 | icmp_ln487_10_fu_842_p2);

assign or_ln487_11_fu_953_p2 = (tmp_116_fu_945_p3 | icmp_ln487_11_fu_939_p2);

assign or_ln487_12_fu_1050_p2 = (tmp_122_fu_1042_p3 | icmp_ln487_12_fu_1036_p2);

assign or_ln487_13_fu_1147_p2 = (tmp_128_fu_1139_p3 | icmp_ln487_13_fu_1133_p2);

assign or_ln487_14_fu_1244_p2 = (tmp_134_fu_1236_p3 | icmp_ln487_14_fu_1230_p2);

assign or_ln487_15_fu_1341_p2 = (tmp_140_fu_1333_p3 | icmp_ln487_15_fu_1327_p2);

assign or_ln487_16_fu_1438_p2 = (tmp_146_fu_1430_p3 | icmp_ln487_16_fu_1424_p2);

assign or_ln487_17_fu_1535_p2 = (tmp_152_fu_1527_p3 | icmp_ln487_17_fu_1521_p2);

assign or_ln487_18_fu_1632_p2 = (tmp_158_fu_1624_p3 | icmp_ln487_18_fu_1618_p2);

assign or_ln487_19_fu_1729_p2 = (tmp_164_fu_1721_p3 | icmp_ln487_19_fu_1715_p2);

assign or_ln487_20_fu_1826_p2 = (tmp_170_fu_1818_p3 | icmp_ln487_20_fu_1812_p2);

assign or_ln487_6_fu_468_p2 = (tmp_86_fu_460_p3 | icmp_ln487_6_fu_454_p2);

assign or_ln487_7_fu_565_p2 = (tmp_92_fu_557_p3 | icmp_ln487_7_fu_551_p2);

assign or_ln487_8_fu_662_p2 = (tmp_98_fu_654_p3 | icmp_ln487_8_fu_648_p2);

assign or_ln487_9_fu_759_p2 = (tmp_104_fu_751_p3 | icmp_ln487_9_fu_745_p2);

assign or_ln487_fu_371_p2 = (tmp_fu_363_p3 | icmp_ln487_fu_357_p2);

assign or_ln491_100_fu_3985_p2 = (xor_ln491_120_fu_3980_p2 | tmp_169_fu_3966_p3);

assign or_ln491_101_fu_4012_p2 = (xor_ln491_122_fu_4006_p2 | tmp_169_fu_3966_p3);

assign or_ln491_102_fu_4034_p2 = (and_ln491_103_fu_4029_p2 | and_ln491_101_fu_3996_p2);

assign or_ln491_103_fu_4053_p2 = (xor_ln491_124_fu_4040_p2 | and_ln491_102_fu_4023_p2);

assign or_ln491_104_fu_4090_p2 = (tmp_172_fu_4076_p3 | icmp_ln491_20_reg_4761);

assign or_ln491_105_fu_4130_p2 = (xor_ln491_126_fu_4125_p2 | tmp_175_fu_4111_p3);

assign or_ln491_106_fu_4157_p2 = (xor_ln491_128_fu_4151_p2 | tmp_175_fu_4111_p3);

assign or_ln491_107_fu_4179_p2 = (and_ln491_108_fu_4174_p2 | and_ln491_106_fu_4141_p2);

assign or_ln491_108_fu_4198_p2 = (xor_ln491_130_fu_4185_p2 | and_ln491_107_fu_4168_p2);

assign or_ln491_30_fu_1955_p2 = (xor_ln491_36_fu_1950_p2 | tmp_85_fu_1936_p3);

assign or_ln491_31_fu_1982_p2 = (xor_ln491_38_fu_1976_p2 | tmp_85_fu_1936_p3);

assign or_ln491_32_fu_2004_p2 = (and_ln491_33_fu_1999_p2 | and_ln491_31_fu_1966_p2);

assign or_ln491_33_fu_2023_p2 = (xor_ln491_40_fu_2010_p2 | and_ln491_32_fu_1993_p2);

assign or_ln491_34_fu_2060_p2 = (tmp_88_fu_2046_p3 | icmp_ln491_6_reg_4383);

assign or_ln491_35_fu_2100_p2 = (xor_ln491_42_fu_2095_p2 | tmp_91_fu_2081_p3);

assign or_ln491_36_fu_2127_p2 = (xor_ln491_44_fu_2121_p2 | tmp_91_fu_2081_p3);

assign or_ln491_37_fu_2149_p2 = (and_ln491_38_fu_2144_p2 | and_ln491_36_fu_2111_p2);

assign or_ln491_38_fu_2168_p2 = (xor_ln491_46_fu_2155_p2 | and_ln491_37_fu_2138_p2);

assign or_ln491_39_fu_2205_p2 = (tmp_94_fu_2191_p3 | icmp_ln491_7_reg_4410);

assign or_ln491_40_fu_2245_p2 = (xor_ln491_48_fu_2240_p2 | tmp_97_fu_2226_p3);

assign or_ln491_41_fu_2272_p2 = (xor_ln491_50_fu_2266_p2 | tmp_97_fu_2226_p3);

assign or_ln491_42_fu_2294_p2 = (and_ln491_43_fu_2289_p2 | and_ln491_41_fu_2256_p2);

assign or_ln491_43_fu_2313_p2 = (xor_ln491_52_fu_2300_p2 | and_ln491_42_fu_2283_p2);

assign or_ln491_44_fu_2350_p2 = (tmp_100_fu_2336_p3 | icmp_ln491_8_reg_4437);

assign or_ln491_45_fu_2390_p2 = (xor_ln491_54_fu_2385_p2 | tmp_103_fu_2371_p3);

assign or_ln491_46_fu_2417_p2 = (xor_ln491_56_fu_2411_p2 | tmp_103_fu_2371_p3);

assign or_ln491_47_fu_2439_p2 = (and_ln491_48_fu_2434_p2 | and_ln491_46_fu_2401_p2);

assign or_ln491_48_fu_2458_p2 = (xor_ln491_58_fu_2445_p2 | and_ln491_47_fu_2428_p2);

assign or_ln491_49_fu_2495_p2 = (tmp_106_fu_2481_p3 | icmp_ln491_9_reg_4464);

assign or_ln491_50_fu_2535_p2 = (xor_ln491_60_fu_2530_p2 | tmp_109_fu_2516_p3);

assign or_ln491_51_fu_2562_p2 = (xor_ln491_62_fu_2556_p2 | tmp_109_fu_2516_p3);

assign or_ln491_52_fu_2584_p2 = (and_ln491_53_fu_2579_p2 | and_ln491_51_fu_2546_p2);

assign or_ln491_53_fu_2603_p2 = (xor_ln491_64_fu_2590_p2 | and_ln491_52_fu_2573_p2);

assign or_ln491_54_fu_2640_p2 = (tmp_112_fu_2626_p3 | icmp_ln491_10_reg_4491);

assign or_ln491_55_fu_2680_p2 = (xor_ln491_66_fu_2675_p2 | tmp_115_fu_2661_p3);

assign or_ln491_56_fu_2707_p2 = (xor_ln491_68_fu_2701_p2 | tmp_115_fu_2661_p3);

assign or_ln491_57_fu_2729_p2 = (and_ln491_58_fu_2724_p2 | and_ln491_56_fu_2691_p2);

assign or_ln491_58_fu_2748_p2 = (xor_ln491_70_fu_2735_p2 | and_ln491_57_fu_2718_p2);

assign or_ln491_59_fu_2785_p2 = (tmp_118_fu_2771_p3 | icmp_ln491_11_reg_4518);

assign or_ln491_60_fu_2825_p2 = (xor_ln491_72_fu_2820_p2 | tmp_121_fu_2806_p3);

assign or_ln491_61_fu_2852_p2 = (xor_ln491_74_fu_2846_p2 | tmp_121_fu_2806_p3);

assign or_ln491_62_fu_2874_p2 = (and_ln491_63_fu_2869_p2 | and_ln491_61_fu_2836_p2);

assign or_ln491_63_fu_2893_p2 = (xor_ln491_76_fu_2880_p2 | and_ln491_62_fu_2863_p2);

assign or_ln491_64_fu_2930_p2 = (tmp_124_fu_2916_p3 | icmp_ln491_12_reg_4545);

assign or_ln491_65_fu_2970_p2 = (xor_ln491_78_fu_2965_p2 | tmp_127_fu_2951_p3);

assign or_ln491_66_fu_2997_p2 = (xor_ln491_80_fu_2991_p2 | tmp_127_fu_2951_p3);

assign or_ln491_67_fu_3019_p2 = (and_ln491_68_fu_3014_p2 | and_ln491_66_fu_2981_p2);

assign or_ln491_68_fu_3038_p2 = (xor_ln491_82_fu_3025_p2 | and_ln491_67_fu_3008_p2);

assign or_ln491_69_fu_3075_p2 = (tmp_130_fu_3061_p3 | icmp_ln491_13_reg_4572);

assign or_ln491_70_fu_3115_p2 = (xor_ln491_84_fu_3110_p2 | tmp_133_fu_3096_p3);

assign or_ln491_71_fu_3142_p2 = (xor_ln491_86_fu_3136_p2 | tmp_133_fu_3096_p3);

assign or_ln491_72_fu_3164_p2 = (and_ln491_73_fu_3159_p2 | and_ln491_71_fu_3126_p2);

assign or_ln491_73_fu_3183_p2 = (xor_ln491_88_fu_3170_p2 | and_ln491_72_fu_3153_p2);

assign or_ln491_74_fu_3220_p2 = (tmp_136_fu_3206_p3 | icmp_ln491_14_reg_4599);

assign or_ln491_75_fu_3260_p2 = (xor_ln491_90_fu_3255_p2 | tmp_139_fu_3241_p3);

assign or_ln491_76_fu_3287_p2 = (xor_ln491_92_fu_3281_p2 | tmp_139_fu_3241_p3);

assign or_ln491_77_fu_3309_p2 = (and_ln491_78_fu_3304_p2 | and_ln491_76_fu_3271_p2);

assign or_ln491_78_fu_3328_p2 = (xor_ln491_94_fu_3315_p2 | and_ln491_77_fu_3298_p2);

assign or_ln491_79_fu_3365_p2 = (tmp_142_fu_3351_p3 | icmp_ln491_15_reg_4626);

assign or_ln491_80_fu_3405_p2 = (xor_ln491_96_fu_3400_p2 | tmp_145_fu_3386_p3);

assign or_ln491_81_fu_3432_p2 = (xor_ln491_98_fu_3426_p2 | tmp_145_fu_3386_p3);

assign or_ln491_82_fu_3454_p2 = (and_ln491_83_fu_3449_p2 | and_ln491_81_fu_3416_p2);

assign or_ln491_83_fu_3473_p2 = (xor_ln491_100_fu_3460_p2 | and_ln491_82_fu_3443_p2);

assign or_ln491_84_fu_3510_p2 = (tmp_148_fu_3496_p3 | icmp_ln491_16_reg_4653);

assign or_ln491_85_fu_3550_p2 = (xor_ln491_102_fu_3545_p2 | tmp_151_fu_3531_p3);

assign or_ln491_86_fu_3577_p2 = (xor_ln491_104_fu_3571_p2 | tmp_151_fu_3531_p3);

assign or_ln491_87_fu_3599_p2 = (and_ln491_88_fu_3594_p2 | and_ln491_86_fu_3561_p2);

assign or_ln491_88_fu_3618_p2 = (xor_ln491_106_fu_3605_p2 | and_ln491_87_fu_3588_p2);

assign or_ln491_89_fu_3655_p2 = (tmp_154_fu_3641_p3 | icmp_ln491_17_reg_4680);

assign or_ln491_90_fu_3695_p2 = (xor_ln491_108_fu_3690_p2 | tmp_157_fu_3676_p3);

assign or_ln491_91_fu_3722_p2 = (xor_ln491_110_fu_3716_p2 | tmp_157_fu_3676_p3);

assign or_ln491_92_fu_3744_p2 = (and_ln491_93_fu_3739_p2 | and_ln491_91_fu_3706_p2);

assign or_ln491_93_fu_3763_p2 = (xor_ln491_112_fu_3750_p2 | and_ln491_92_fu_3733_p2);

assign or_ln491_94_fu_3800_p2 = (tmp_160_fu_3786_p3 | icmp_ln491_18_reg_4707);

assign or_ln491_95_fu_3840_p2 = (xor_ln491_114_fu_3835_p2 | tmp_163_fu_3821_p3);

assign or_ln491_96_fu_3867_p2 = (xor_ln491_116_fu_3861_p2 | tmp_163_fu_3821_p3);

assign or_ln491_97_fu_3889_p2 = (and_ln491_98_fu_3884_p2 | and_ln491_96_fu_3851_p2);

assign or_ln491_98_fu_3908_p2 = (xor_ln491_118_fu_3895_p2 | and_ln491_97_fu_3878_p2);

assign or_ln491_99_fu_3945_p2 = (tmp_166_fu_3931_p3 | icmp_ln491_19_reg_4734);

assign or_ln491_fu_1915_p2 = (tmp_82_fu_1901_p3 | icmp_ln491_reg_4356);

assign out_data_10_fu_2899_p3 = ((or_ln491_63_fu_2893_p2[0:0] == 1'b1) ? select_ln491_23_fu_2885_p3 : add_ln491_24_fu_2800_p2);

assign out_data_11_fu_3044_p3 = ((or_ln491_68_fu_3038_p2[0:0] == 1'b1) ? select_ln491_25_fu_3030_p3 : add_ln491_26_fu_2945_p2);

assign out_data_5_fu_2174_p3 = ((or_ln491_38_fu_2168_p2[0:0] == 1'b1) ? select_ln491_13_fu_2160_p3 : add_ln491_14_fu_2075_p2);

assign out_data_6_fu_2319_p3 = ((or_ln491_43_fu_2313_p2[0:0] == 1'b1) ? select_ln491_15_fu_2305_p3 : add_ln491_16_fu_2220_p2);

assign out_data_7_fu_2464_p3 = ((or_ln491_48_fu_2458_p2[0:0] == 1'b1) ? select_ln491_17_fu_2450_p3 : add_ln491_18_fu_2365_p2);

assign out_data_8_fu_2609_p3 = ((or_ln491_53_fu_2603_p2[0:0] == 1'b1) ? select_ln491_19_fu_2595_p3 : add_ln491_20_fu_2510_p2);

assign out_data_9_fu_2754_p3 = ((or_ln491_58_fu_2748_p2[0:0] == 1'b1) ? select_ln491_21_fu_2740_p3 : add_ln491_22_fu_2655_p2);

assign out_data_fu_2029_p3 = ((or_ln491_33_fu_2023_p2[0:0] == 1'b1) ? select_ln491_fu_2015_p3 : add_ln491_12_fu_1930_p2);

assign select_ln487_12_fu_389_p3 = ((or_ln487_fu_371_p2[0:0] == 1'b1) ? select_ln487_fu_377_p3 : trunc_ln491_fu_385_p1);

assign select_ln487_13_fu_474_p3 = ((icmp_ln487_6_fu_454_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_14_fu_486_p3 = ((or_ln487_6_fu_468_p2[0:0] == 1'b1) ? select_ln487_13_fu_474_p3 : trunc_ln491_17_fu_482_p1);

assign select_ln487_15_fu_571_p3 = ((icmp_ln487_7_fu_551_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_16_fu_583_p3 = ((or_ln487_7_fu_565_p2[0:0] == 1'b1) ? select_ln487_15_fu_571_p3 : trunc_ln491_19_fu_579_p1);

assign select_ln487_17_fu_668_p3 = ((icmp_ln487_8_fu_648_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_18_fu_680_p3 = ((or_ln487_8_fu_662_p2[0:0] == 1'b1) ? select_ln487_17_fu_668_p3 : trunc_ln491_21_fu_676_p1);

assign select_ln487_19_fu_765_p3 = ((icmp_ln487_9_fu_745_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_20_fu_777_p3 = ((or_ln487_9_fu_759_p2[0:0] == 1'b1) ? select_ln487_19_fu_765_p3 : trunc_ln491_24_fu_773_p1);

assign select_ln487_21_fu_862_p3 = ((icmp_ln487_10_fu_842_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_22_fu_874_p3 = ((or_ln487_10_fu_856_p2[0:0] == 1'b1) ? select_ln487_21_fu_862_p3 : trunc_ln491_27_fu_870_p1);

assign select_ln487_23_fu_959_p3 = ((icmp_ln487_11_fu_939_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_24_fu_971_p3 = ((or_ln487_11_fu_953_p2[0:0] == 1'b1) ? select_ln487_23_fu_959_p3 : trunc_ln491_30_fu_967_p1);

assign select_ln487_25_fu_1056_p3 = ((icmp_ln487_12_fu_1036_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_26_fu_1068_p3 = ((or_ln487_12_fu_1050_p2[0:0] == 1'b1) ? select_ln487_25_fu_1056_p3 : trunc_ln491_33_fu_1064_p1);

assign select_ln487_27_fu_1153_p3 = ((icmp_ln487_13_fu_1133_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_28_fu_1165_p3 = ((or_ln487_13_fu_1147_p2[0:0] == 1'b1) ? select_ln487_27_fu_1153_p3 : trunc_ln491_36_fu_1161_p1);

assign select_ln487_29_fu_1250_p3 = ((icmp_ln487_14_fu_1230_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_30_fu_1262_p3 = ((or_ln487_14_fu_1244_p2[0:0] == 1'b1) ? select_ln487_29_fu_1250_p3 : trunc_ln491_46_fu_1258_p1);

assign select_ln487_31_fu_1347_p3 = ((icmp_ln487_15_fu_1327_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_32_fu_1359_p3 = ((or_ln487_15_fu_1341_p2[0:0] == 1'b1) ? select_ln487_31_fu_1347_p3 : trunc_ln491_48_fu_1355_p1);

assign select_ln487_33_fu_1444_p3 = ((icmp_ln487_16_fu_1424_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_34_fu_1456_p3 = ((or_ln487_16_fu_1438_p2[0:0] == 1'b1) ? select_ln487_33_fu_1444_p3 : trunc_ln491_50_fu_1452_p1);

assign select_ln487_35_fu_1541_p3 = ((icmp_ln487_17_fu_1521_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_36_fu_1553_p3 = ((or_ln487_17_fu_1535_p2[0:0] == 1'b1) ? select_ln487_35_fu_1541_p3 : trunc_ln491_52_fu_1549_p1);

assign select_ln487_37_fu_1638_p3 = ((icmp_ln487_18_fu_1618_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_38_fu_1650_p3 = ((or_ln487_18_fu_1632_p2[0:0] == 1'b1) ? select_ln487_37_fu_1638_p3 : trunc_ln491_54_fu_1646_p1);

assign select_ln487_39_fu_1735_p3 = ((icmp_ln487_19_fu_1715_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_40_fu_1747_p3 = ((or_ln487_19_fu_1729_p2[0:0] == 1'b1) ? select_ln487_39_fu_1735_p3 : trunc_ln491_56_fu_1743_p1);

assign select_ln487_41_fu_1832_p3 = ((icmp_ln487_20_fu_1812_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln487_42_fu_1844_p3 = ((or_ln487_20_fu_1826_p2[0:0] == 1'b1) ? select_ln487_41_fu_1832_p3 : trunc_ln491_58_fu_1840_p1);

assign select_ln487_fu_377_p3 = ((icmp_ln487_fu_357_p2[0:0] == 1'b1) ? 14'd8192 : 14'd0);

assign select_ln491_13_fu_2160_p3 = ((and_ln491_37_fu_2138_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_15_fu_2305_p3 = ((and_ln491_42_fu_2283_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_17_fu_2450_p3 = ((and_ln491_47_fu_2428_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_19_fu_2595_p3 = ((and_ln491_52_fu_2573_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_21_fu_2740_p3 = ((and_ln491_57_fu_2718_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_23_fu_2885_p3 = ((and_ln491_62_fu_2863_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_25_fu_3030_p3 = ((and_ln491_67_fu_3008_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_27_fu_3175_p3 = ((and_ln491_72_fu_3153_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_28_fu_3189_p3 = ((or_ln491_73_fu_3183_p2[0:0] == 1'b1) ? select_ln491_27_fu_3175_p3 : add_ln491_28_fu_3090_p2);

assign select_ln491_29_fu_3320_p3 = ((and_ln491_77_fu_3298_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_30_fu_3334_p3 = ((or_ln491_78_fu_3328_p2[0:0] == 1'b1) ? select_ln491_29_fu_3320_p3 : add_ln491_30_fu_3235_p2);

assign select_ln491_31_fu_3465_p3 = ((and_ln491_82_fu_3443_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_32_fu_3479_p3 = ((or_ln491_83_fu_3473_p2[0:0] == 1'b1) ? select_ln491_31_fu_3465_p3 : add_ln491_32_fu_3380_p2);

assign select_ln491_33_fu_3610_p3 = ((and_ln491_87_fu_3588_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_34_fu_3624_p3 = ((or_ln491_88_fu_3618_p2[0:0] == 1'b1) ? select_ln491_33_fu_3610_p3 : add_ln491_34_fu_3525_p2);

assign select_ln491_35_fu_3755_p3 = ((and_ln491_92_fu_3733_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_36_fu_3769_p3 = ((or_ln491_93_fu_3763_p2[0:0] == 1'b1) ? select_ln491_35_fu_3755_p3 : add_ln491_36_fu_3670_p2);

assign select_ln491_37_fu_3900_p3 = ((and_ln491_97_fu_3878_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_38_fu_3914_p3 = ((or_ln491_98_fu_3908_p2[0:0] == 1'b1) ? select_ln491_37_fu_3900_p3 : add_ln491_38_fu_3815_p2);

assign select_ln491_39_fu_4045_p3 = ((and_ln491_102_fu_4023_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_40_fu_4059_p3 = ((or_ln491_103_fu_4053_p2[0:0] == 1'b1) ? select_ln491_39_fu_4045_p3 : add_ln491_40_fu_3960_p2);

assign select_ln491_41_fu_4190_p3 = ((and_ln491_107_fu_4168_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln491_42_fu_4204_p3 = ((or_ln491_108_fu_4198_p2[0:0] == 1'b1) ? select_ln491_41_fu_4190_p3 : add_ln491_42_fu_4105_p2);

assign select_ln491_fu_2015_p3 = ((and_ln491_32_fu_1993_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign sext_ln486_10_fu_832_p1 = $signed(and_ln486_6_fu_825_p3);

assign sext_ln486_11_fu_929_p1 = $signed(and_ln486_7_fu_922_p3);

assign sext_ln486_12_fu_1026_p1 = $signed(and_ln486_8_fu_1019_p3);

assign sext_ln486_13_fu_1123_p1 = $signed(and_ln486_9_fu_1116_p3);

assign sext_ln486_14_fu_1220_p1 = $signed(and_ln486_1_fu_1213_p3);

assign sext_ln486_15_fu_1317_p1 = $signed(and_ln486_2_fu_1310_p3);

assign sext_ln486_16_fu_1414_p1 = $signed(and_ln486_3_fu_1407_p3);

assign sext_ln486_17_fu_1511_p1 = $signed(and_ln486_10_fu_1504_p3);

assign sext_ln486_18_fu_1608_p1 = $signed(and_ln486_11_fu_1601_p3);

assign sext_ln486_19_fu_1705_p1 = $signed(and_ln486_12_fu_1698_p3);

assign sext_ln486_20_fu_1802_p1 = $signed(and_ln486_13_fu_1795_p3);

assign sext_ln486_6_fu_444_p1 = $signed(and_ln_fu_437_p3);

assign sext_ln486_7_fu_541_p1 = $signed(and_ln486_s_fu_534_p3);

assign sext_ln486_8_fu_638_p1 = $signed(and_ln486_4_fu_631_p3);

assign sext_ln486_9_fu_735_p1 = $signed(and_ln486_5_fu_728_p3);

assign sext_ln486_fu_347_p1 = $signed(shl_ln_fu_340_p3);

assign shl_ln2_fu_397_p3 = {{select_ln487_12_fu_389_p3}, {1'd0}};

assign shl_ln491_10_fu_1464_p3 = {{select_ln487_34_fu_1456_p3}, {1'd0}};

assign shl_ln491_11_fu_1561_p3 = {{select_ln487_36_fu_1553_p3}, {1'd0}};

assign shl_ln491_12_fu_1658_p3 = {{select_ln487_38_fu_1650_p3}, {1'd0}};

assign shl_ln491_13_fu_1755_p3 = {{select_ln487_40_fu_1747_p3}, {1'd0}};

assign shl_ln491_14_fu_1852_p3 = {{select_ln487_42_fu_1844_p3}, {1'd0}};

assign shl_ln491_1_fu_1076_p3 = {{select_ln487_26_fu_1068_p3}, {1'd0}};

assign shl_ln491_2_fu_1173_p3 = {{select_ln487_28_fu_1165_p3}, {1'd0}};

assign shl_ln491_3_fu_1270_p3 = {{select_ln487_30_fu_1262_p3}, {1'd0}};

assign shl_ln491_4_fu_1367_p3 = {{select_ln487_32_fu_1359_p3}, {1'd0}};

assign shl_ln491_5_fu_591_p3 = {{select_ln487_16_fu_583_p3}, {1'd0}};

assign shl_ln491_6_fu_688_p3 = {{select_ln487_18_fu_680_p3}, {1'd0}};

assign shl_ln491_7_fu_785_p3 = {{select_ln487_20_fu_777_p3}, {1'd0}};

assign shl_ln491_8_fu_882_p3 = {{select_ln487_22_fu_874_p3}, {1'd0}};

assign shl_ln491_9_fu_979_p3 = {{select_ln487_24_fu_971_p3}, {1'd0}};

assign shl_ln491_s_fu_494_p3 = {{select_ln487_14_fu_486_p3}, {1'd0}};

assign shl_ln_fu_340_p3 = {{trunc_ln486_reg_4260}, {1'd0}};

assign sigmoid_10_fu_836_p2 = ($signed(sext_ln486_10_fu_832_p1) + $signed(27'd4096));

assign sigmoid_11_fu_933_p2 = ($signed(sext_ln486_11_fu_929_p1) + $signed(27'd4096));

assign sigmoid_12_fu_1030_p2 = ($signed(sext_ln486_12_fu_1026_p1) + $signed(27'd4096));

assign sigmoid_13_fu_1127_p2 = ($signed(sext_ln486_13_fu_1123_p1) + $signed(27'd4096));

assign sigmoid_14_fu_1224_p2 = ($signed(sext_ln486_14_fu_1220_p1) + $signed(27'd4096));

assign sigmoid_15_fu_1321_p2 = ($signed(sext_ln486_15_fu_1317_p1) + $signed(27'd4096));

assign sigmoid_16_fu_1418_p2 = ($signed(sext_ln486_16_fu_1414_p1) + $signed(27'd4096));

assign sigmoid_17_fu_1515_p2 = ($signed(sext_ln486_17_fu_1511_p1) + $signed(27'd4096));

assign sigmoid_18_fu_1612_p2 = ($signed(sext_ln486_18_fu_1608_p1) + $signed(27'd4096));

assign sigmoid_19_fu_1709_p2 = ($signed(sext_ln486_19_fu_1705_p1) + $signed(27'd4096));

assign sigmoid_20_fu_1806_p2 = ($signed(sext_ln486_20_fu_1802_p1) + $signed(27'd4096));

assign sigmoid_6_fu_448_p2 = ($signed(sext_ln486_6_fu_444_p1) + $signed(27'd4096));

assign sigmoid_7_fu_545_p2 = ($signed(sext_ln486_7_fu_541_p1) + $signed(27'd4096));

assign sigmoid_8_fu_642_p2 = ($signed(sext_ln486_8_fu_638_p1) + $signed(27'd4096));

assign sigmoid_9_fu_739_p2 = ($signed(sext_ln486_9_fu_735_p1) + $signed(27'd4096));

assign sigmoid_fu_351_p2 = ($signed(sext_ln486_fu_347_p1) + $signed(27'd4096));

assign start_out = real_start;

assign tmp_100_fu_2336_p3 = add_ln491_17_reg_4421[32'd6];

assign tmp_101_fu_2343_p3 = add_ln491_17_reg_4421[32'd5];

assign tmp_103_fu_2371_p3 = add_ln491_18_fu_2365_p2[32'd7];

assign tmp_104_fu_751_p3 = sigmoid_9_fu_739_p2[32'd26];

assign tmp_106_fu_2481_p3 = add_ln491_19_reg_4448[32'd6];

assign tmp_107_fu_2488_p3 = add_ln491_19_reg_4448[32'd5];

assign tmp_109_fu_2516_p3 = add_ln491_20_fu_2510_p2[32'd7];

assign tmp_110_fu_848_p3 = sigmoid_10_fu_836_p2[32'd26];

assign tmp_112_fu_2626_p3 = add_ln491_21_reg_4475[32'd6];

assign tmp_113_fu_2633_p3 = add_ln491_21_reg_4475[32'd5];

assign tmp_115_fu_2661_p3 = add_ln491_22_fu_2655_p2[32'd7];

assign tmp_116_fu_945_p3 = sigmoid_11_fu_933_p2[32'd26];

assign tmp_118_fu_2771_p3 = add_ln491_23_reg_4502[32'd6];

assign tmp_119_fu_2778_p3 = add_ln491_23_reg_4502[32'd5];

assign tmp_121_fu_2806_p3 = add_ln491_24_fu_2800_p2[32'd7];

assign tmp_122_fu_1042_p3 = sigmoid_12_fu_1030_p2[32'd26];

assign tmp_124_fu_2916_p3 = add_ln491_25_reg_4529[32'd6];

assign tmp_125_fu_2923_p3 = add_ln491_25_reg_4529[32'd5];

assign tmp_127_fu_2951_p3 = add_ln491_26_fu_2945_p2[32'd7];

assign tmp_128_fu_1139_p3 = sigmoid_13_fu_1127_p2[32'd26];

assign tmp_130_fu_3061_p3 = add_ln491_27_reg_4556[32'd6];

assign tmp_131_fu_3068_p3 = add_ln491_27_reg_4556[32'd5];

assign tmp_133_fu_3096_p3 = add_ln491_28_fu_3090_p2[32'd7];

assign tmp_134_fu_1236_p3 = sigmoid_14_fu_1224_p2[32'd26];

assign tmp_136_fu_3206_p3 = add_ln491_29_reg_4583[32'd6];

assign tmp_137_fu_3213_p3 = add_ln491_29_reg_4583[32'd5];

assign tmp_139_fu_3241_p3 = add_ln491_30_fu_3235_p2[32'd7];

assign tmp_140_fu_1333_p3 = sigmoid_15_fu_1321_p2[32'd26];

assign tmp_142_fu_3351_p3 = add_ln491_31_reg_4610[32'd6];

assign tmp_143_fu_3358_p3 = add_ln491_31_reg_4610[32'd5];

assign tmp_145_fu_3386_p3 = add_ln491_32_fu_3380_p2[32'd7];

assign tmp_146_fu_1430_p3 = sigmoid_16_fu_1418_p2[32'd26];

assign tmp_148_fu_3496_p3 = add_ln491_33_reg_4637[32'd6];

assign tmp_149_fu_3503_p3 = add_ln491_33_reg_4637[32'd5];

assign tmp_151_fu_3531_p3 = add_ln491_34_fu_3525_p2[32'd7];

assign tmp_152_fu_1527_p3 = sigmoid_17_fu_1515_p2[32'd26];

assign tmp_154_fu_3641_p3 = add_ln491_35_reg_4664[32'd6];

assign tmp_155_fu_3648_p3 = add_ln491_35_reg_4664[32'd5];

assign tmp_157_fu_3676_p3 = add_ln491_36_fu_3670_p2[32'd7];

assign tmp_158_fu_1624_p3 = sigmoid_18_fu_1612_p2[32'd26];

assign tmp_160_fu_3786_p3 = add_ln491_37_reg_4691[32'd6];

assign tmp_161_fu_3793_p3 = add_ln491_37_reg_4691[32'd5];

assign tmp_163_fu_3821_p3 = add_ln491_38_fu_3815_p2[32'd7];

assign tmp_164_fu_1721_p3 = sigmoid_19_fu_1709_p2[32'd26];

assign tmp_166_fu_3931_p3 = add_ln491_39_reg_4718[32'd6];

assign tmp_167_fu_3938_p3 = add_ln491_39_reg_4718[32'd5];

assign tmp_169_fu_3966_p3 = add_ln491_40_fu_3960_p2[32'd7];

assign tmp_170_fu_1818_p3 = sigmoid_20_fu_1806_p2[32'd26];

assign tmp_172_fu_4076_p3 = add_ln491_41_reg_4745[32'd6];

assign tmp_173_fu_4083_p3 = add_ln491_41_reg_4745[32'd5];

assign tmp_175_fu_4111_p3 = add_ln491_42_fu_4105_p2[32'd7];

assign tmp_82_fu_1901_p3 = add_ln491_reg_4340[32'd6];

assign tmp_83_fu_1908_p3 = add_ln491_reg_4340[32'd5];

assign tmp_85_fu_1936_p3 = add_ln491_12_fu_1930_p2[32'd7];

assign tmp_86_fu_460_p3 = sigmoid_6_fu_448_p2[32'd26];

assign tmp_88_fu_2046_p3 = add_ln491_13_reg_4367[32'd6];

assign tmp_89_fu_2053_p3 = add_ln491_13_reg_4367[32'd5];

assign tmp_91_fu_2081_p3 = add_ln491_14_fu_2075_p2[32'd7];

assign tmp_92_fu_557_p3 = sigmoid_7_fu_545_p2[32'd26];

assign tmp_94_fu_2191_p3 = add_ln491_15_reg_4394[32'd6];

assign tmp_95_fu_2198_p3 = add_ln491_15_reg_4394[32'd5];

assign tmp_97_fu_2226_p3 = add_ln491_16_fu_2220_p2[32'd7];

assign tmp_98_fu_654_p3 = sigmoid_8_fu_642_p2[32'd26];

assign tmp_fu_363_p3 = sigmoid_fu_351_p2[32'd26];

assign trunc_ln486_fu_186_p1 = layer6_out_dout[24:0];

assign trunc_ln491_15_fu_2182_p4 = {{add_ln491_15_reg_4394[13:6]}};

assign trunc_ln491_16_fu_419_p1 = add_ln491_fu_405_p2[4:0];

assign trunc_ln491_17_fu_482_p1 = sigmoid_6_fu_448_p2[13:0];

assign trunc_ln491_18_fu_516_p1 = add_ln491_13_fu_502_p2[4:0];

assign trunc_ln491_19_fu_579_p1 = sigmoid_7_fu_545_p2[13:0];

assign trunc_ln491_20_fu_613_p1 = add_ln491_15_fu_599_p2[4:0];

assign trunc_ln491_21_fu_676_p1 = sigmoid_8_fu_642_p2[13:0];

assign trunc_ln491_22_fu_2327_p4 = {{add_ln491_17_reg_4421[13:6]}};

assign trunc_ln491_23_fu_710_p1 = add_ln491_17_fu_696_p2[4:0];

assign trunc_ln491_24_fu_773_p1 = sigmoid_9_fu_739_p2[13:0];

assign trunc_ln491_25_fu_2472_p4 = {{add_ln491_19_reg_4448[13:6]}};

assign trunc_ln491_26_fu_807_p1 = add_ln491_19_fu_793_p2[4:0];

assign trunc_ln491_27_fu_870_p1 = sigmoid_10_fu_836_p2[13:0];

assign trunc_ln491_28_fu_2617_p4 = {{add_ln491_21_reg_4475[13:6]}};

assign trunc_ln491_29_fu_904_p1 = add_ln491_21_fu_890_p2[4:0];

assign trunc_ln491_30_fu_967_p1 = sigmoid_11_fu_933_p2[13:0];

assign trunc_ln491_31_fu_2762_p4 = {{add_ln491_23_reg_4502[13:6]}};

assign trunc_ln491_32_fu_1001_p1 = add_ln491_23_fu_987_p2[4:0];

assign trunc_ln491_33_fu_1064_p1 = sigmoid_12_fu_1030_p2[13:0];

assign trunc_ln491_34_fu_2907_p4 = {{add_ln491_25_reg_4529[13:6]}};

assign trunc_ln491_35_fu_1098_p1 = add_ln491_25_fu_1084_p2[4:0];

assign trunc_ln491_36_fu_1161_p1 = sigmoid_13_fu_1127_p2[13:0];

assign trunc_ln491_37_fu_3052_p4 = {{add_ln491_27_reg_4556[13:6]}};

assign trunc_ln491_38_fu_1195_p1 = add_ln491_27_fu_1181_p2[4:0];

assign trunc_ln491_39_fu_3197_p4 = {{add_ln491_29_reg_4583[13:6]}};

assign trunc_ln491_40_fu_3342_p4 = {{add_ln491_31_reg_4610[13:6]}};

assign trunc_ln491_41_fu_3487_p4 = {{add_ln491_33_reg_4637[13:6]}};

assign trunc_ln491_42_fu_3632_p4 = {{add_ln491_35_reg_4664[13:6]}};

assign trunc_ln491_43_fu_3777_p4 = {{add_ln491_37_reg_4691[13:6]}};

assign trunc_ln491_44_fu_3922_p4 = {{add_ln491_39_reg_4718[13:6]}};

assign trunc_ln491_45_fu_4067_p4 = {{add_ln491_41_reg_4745[13:6]}};

assign trunc_ln491_46_fu_1258_p1 = sigmoid_14_fu_1224_p2[13:0];

assign trunc_ln491_47_fu_1292_p1 = add_ln491_29_fu_1278_p2[4:0];

assign trunc_ln491_48_fu_1355_p1 = sigmoid_15_fu_1321_p2[13:0];

assign trunc_ln491_49_fu_1389_p1 = add_ln491_31_fu_1375_p2[4:0];

assign trunc_ln491_50_fu_1452_p1 = sigmoid_16_fu_1418_p2[13:0];

assign trunc_ln491_51_fu_1486_p1 = add_ln491_33_fu_1472_p2[4:0];

assign trunc_ln491_52_fu_1549_p1 = sigmoid_17_fu_1515_p2[13:0];

assign trunc_ln491_53_fu_1583_p1 = add_ln491_35_fu_1569_p2[4:0];

assign trunc_ln491_54_fu_1646_p1 = sigmoid_18_fu_1612_p2[13:0];

assign trunc_ln491_55_fu_1680_p1 = add_ln491_37_fu_1666_p2[4:0];

assign trunc_ln491_56_fu_1743_p1 = sigmoid_19_fu_1709_p2[13:0];

assign trunc_ln491_57_fu_1777_p1 = add_ln491_39_fu_1763_p2[4:0];

assign trunc_ln491_58_fu_1840_p1 = sigmoid_20_fu_1806_p2[13:0];

assign trunc_ln491_59_fu_1874_p1 = add_ln491_41_fu_1860_p2[4:0];

assign trunc_ln491_fu_385_p1 = sigmoid_fu_351_p2[13:0];

assign trunc_ln491_s_fu_2037_p4 = {{add_ln491_13_reg_4367[13:6]}};

assign trunc_ln_fu_1892_p4 = {{add_ln491_reg_4340[13:6]}};

assign xor_ln491_100_fu_3460_p2 = (tmp_141_reg_4617 ^ or_ln491_82_fu_3454_p2);

assign xor_ln491_101_fu_3539_p2 = (tmp_151_fu_3531_p3 ^ 1'd1);

assign xor_ln491_102_fu_3545_p2 = (tmp_150_reg_4658 ^ 1'd1);

assign xor_ln491_103_fu_3566_p2 = (tmp_147_reg_4644 ^ or_ln491_85_fu_3550_p2);

assign xor_ln491_104_fu_3571_p2 = (xor_ln491_103_fu_3566_p2 ^ 1'd1);

assign xor_ln491_105_fu_3583_p2 = (tmp_147_reg_4644 ^ 1'd1);

assign xor_ln491_106_fu_3605_p2 = (tmp_147_reg_4644 ^ or_ln491_87_fu_3599_p2);

assign xor_ln491_107_fu_3684_p2 = (tmp_157_fu_3676_p3 ^ 1'd1);

assign xor_ln491_108_fu_3690_p2 = (tmp_156_reg_4685 ^ 1'd1);

assign xor_ln491_109_fu_3711_p2 = (tmp_153_reg_4671 ^ or_ln491_90_fu_3695_p2);

assign xor_ln491_110_fu_3716_p2 = (xor_ln491_109_fu_3711_p2 ^ 1'd1);

assign xor_ln491_111_fu_3728_p2 = (tmp_153_reg_4671 ^ 1'd1);

assign xor_ln491_112_fu_3750_p2 = (tmp_153_reg_4671 ^ or_ln491_92_fu_3744_p2);

assign xor_ln491_113_fu_3829_p2 = (tmp_163_fu_3821_p3 ^ 1'd1);

assign xor_ln491_114_fu_3835_p2 = (tmp_162_reg_4712 ^ 1'd1);

assign xor_ln491_115_fu_3856_p2 = (tmp_159_reg_4698 ^ or_ln491_95_fu_3840_p2);

assign xor_ln491_116_fu_3861_p2 = (xor_ln491_115_fu_3856_p2 ^ 1'd1);

assign xor_ln491_117_fu_3873_p2 = (tmp_159_reg_4698 ^ 1'd1);

assign xor_ln491_118_fu_3895_p2 = (tmp_159_reg_4698 ^ or_ln491_97_fu_3889_p2);

assign xor_ln491_119_fu_3974_p2 = (tmp_169_fu_3966_p3 ^ 1'd1);

assign xor_ln491_120_fu_3980_p2 = (tmp_168_reg_4739 ^ 1'd1);

assign xor_ln491_121_fu_4001_p2 = (tmp_165_reg_4725 ^ or_ln491_100_fu_3985_p2);

assign xor_ln491_122_fu_4006_p2 = (xor_ln491_121_fu_4001_p2 ^ 1'd1);

assign xor_ln491_123_fu_4018_p2 = (tmp_165_reg_4725 ^ 1'd1);

assign xor_ln491_124_fu_4040_p2 = (tmp_165_reg_4725 ^ or_ln491_102_fu_4034_p2);

assign xor_ln491_125_fu_4119_p2 = (tmp_175_fu_4111_p3 ^ 1'd1);

assign xor_ln491_126_fu_4125_p2 = (tmp_174_reg_4766 ^ 1'd1);

assign xor_ln491_127_fu_4146_p2 = (tmp_171_reg_4752 ^ or_ln491_105_fu_4130_p2);

assign xor_ln491_128_fu_4151_p2 = (xor_ln491_127_fu_4146_p2 ^ 1'd1);

assign xor_ln491_129_fu_4163_p2 = (tmp_171_reg_4752 ^ 1'd1);

assign xor_ln491_130_fu_4185_p2 = (tmp_171_reg_4752 ^ or_ln491_107_fu_4179_p2);

assign xor_ln491_36_fu_1950_p2 = (tmp_84_reg_4361 ^ 1'd1);

assign xor_ln491_37_fu_1971_p2 = (tmp_81_reg_4347 ^ or_ln491_30_fu_1955_p2);

assign xor_ln491_38_fu_1976_p2 = (xor_ln491_37_fu_1971_p2 ^ 1'd1);

assign xor_ln491_39_fu_1988_p2 = (tmp_81_reg_4347 ^ 1'd1);

assign xor_ln491_40_fu_2010_p2 = (tmp_81_reg_4347 ^ or_ln491_32_fu_2004_p2);

assign xor_ln491_41_fu_2089_p2 = (tmp_91_fu_2081_p3 ^ 1'd1);

assign xor_ln491_42_fu_2095_p2 = (tmp_90_reg_4388 ^ 1'd1);

assign xor_ln491_43_fu_2116_p2 = (tmp_87_reg_4374 ^ or_ln491_35_fu_2100_p2);

assign xor_ln491_44_fu_2121_p2 = (xor_ln491_43_fu_2116_p2 ^ 1'd1);

assign xor_ln491_45_fu_2133_p2 = (tmp_87_reg_4374 ^ 1'd1);

assign xor_ln491_46_fu_2155_p2 = (tmp_87_reg_4374 ^ or_ln491_37_fu_2149_p2);

assign xor_ln491_47_fu_2234_p2 = (tmp_97_fu_2226_p3 ^ 1'd1);

assign xor_ln491_48_fu_2240_p2 = (tmp_96_reg_4415 ^ 1'd1);

assign xor_ln491_49_fu_2261_p2 = (tmp_93_reg_4401 ^ or_ln491_40_fu_2245_p2);

assign xor_ln491_50_fu_2266_p2 = (xor_ln491_49_fu_2261_p2 ^ 1'd1);

assign xor_ln491_51_fu_2278_p2 = (tmp_93_reg_4401 ^ 1'd1);

assign xor_ln491_52_fu_2300_p2 = (tmp_93_reg_4401 ^ or_ln491_42_fu_2294_p2);

assign xor_ln491_53_fu_2379_p2 = (tmp_103_fu_2371_p3 ^ 1'd1);

assign xor_ln491_54_fu_2385_p2 = (tmp_102_reg_4442 ^ 1'd1);

assign xor_ln491_55_fu_2406_p2 = (tmp_99_reg_4428 ^ or_ln491_45_fu_2390_p2);

assign xor_ln491_56_fu_2411_p2 = (xor_ln491_55_fu_2406_p2 ^ 1'd1);

assign xor_ln491_57_fu_2423_p2 = (tmp_99_reg_4428 ^ 1'd1);

assign xor_ln491_58_fu_2445_p2 = (tmp_99_reg_4428 ^ or_ln491_47_fu_2439_p2);

assign xor_ln491_59_fu_2524_p2 = (tmp_109_fu_2516_p3 ^ 1'd1);

assign xor_ln491_60_fu_2530_p2 = (tmp_108_reg_4469 ^ 1'd1);

assign xor_ln491_61_fu_2551_p2 = (tmp_105_reg_4455 ^ or_ln491_50_fu_2535_p2);

assign xor_ln491_62_fu_2556_p2 = (xor_ln491_61_fu_2551_p2 ^ 1'd1);

assign xor_ln491_63_fu_2568_p2 = (tmp_105_reg_4455 ^ 1'd1);

assign xor_ln491_64_fu_2590_p2 = (tmp_105_reg_4455 ^ or_ln491_52_fu_2584_p2);

assign xor_ln491_65_fu_2669_p2 = (tmp_115_fu_2661_p3 ^ 1'd1);

assign xor_ln491_66_fu_2675_p2 = (tmp_114_reg_4496 ^ 1'd1);

assign xor_ln491_67_fu_2696_p2 = (tmp_111_reg_4482 ^ or_ln491_55_fu_2680_p2);

assign xor_ln491_68_fu_2701_p2 = (xor_ln491_67_fu_2696_p2 ^ 1'd1);

assign xor_ln491_69_fu_2713_p2 = (tmp_111_reg_4482 ^ 1'd1);

assign xor_ln491_70_fu_2735_p2 = (tmp_111_reg_4482 ^ or_ln491_57_fu_2729_p2);

assign xor_ln491_71_fu_2814_p2 = (tmp_121_fu_2806_p3 ^ 1'd1);

assign xor_ln491_72_fu_2820_p2 = (tmp_120_reg_4523 ^ 1'd1);

assign xor_ln491_73_fu_2841_p2 = (tmp_117_reg_4509 ^ or_ln491_60_fu_2825_p2);

assign xor_ln491_74_fu_2846_p2 = (xor_ln491_73_fu_2841_p2 ^ 1'd1);

assign xor_ln491_75_fu_2858_p2 = (tmp_117_reg_4509 ^ 1'd1);

assign xor_ln491_76_fu_2880_p2 = (tmp_117_reg_4509 ^ or_ln491_62_fu_2874_p2);

assign xor_ln491_77_fu_2959_p2 = (tmp_127_fu_2951_p3 ^ 1'd1);

assign xor_ln491_78_fu_2965_p2 = (tmp_126_reg_4550 ^ 1'd1);

assign xor_ln491_79_fu_2986_p2 = (tmp_123_reg_4536 ^ or_ln491_65_fu_2970_p2);

assign xor_ln491_80_fu_2991_p2 = (xor_ln491_79_fu_2986_p2 ^ 1'd1);

assign xor_ln491_81_fu_3003_p2 = (tmp_123_reg_4536 ^ 1'd1);

assign xor_ln491_82_fu_3025_p2 = (tmp_123_reg_4536 ^ or_ln491_67_fu_3019_p2);

assign xor_ln491_83_fu_3104_p2 = (tmp_133_fu_3096_p3 ^ 1'd1);

assign xor_ln491_84_fu_3110_p2 = (tmp_132_reg_4577 ^ 1'd1);

assign xor_ln491_85_fu_3131_p2 = (tmp_129_reg_4563 ^ or_ln491_70_fu_3115_p2);

assign xor_ln491_86_fu_3136_p2 = (xor_ln491_85_fu_3131_p2 ^ 1'd1);

assign xor_ln491_87_fu_3148_p2 = (tmp_129_reg_4563 ^ 1'd1);

assign xor_ln491_88_fu_3170_p2 = (tmp_129_reg_4563 ^ or_ln491_72_fu_3164_p2);

assign xor_ln491_89_fu_3249_p2 = (tmp_139_fu_3241_p3 ^ 1'd1);

assign xor_ln491_90_fu_3255_p2 = (tmp_138_reg_4604 ^ 1'd1);

assign xor_ln491_91_fu_3276_p2 = (tmp_135_reg_4590 ^ or_ln491_75_fu_3260_p2);

assign xor_ln491_92_fu_3281_p2 = (xor_ln491_91_fu_3276_p2 ^ 1'd1);

assign xor_ln491_93_fu_3293_p2 = (tmp_135_reg_4590 ^ 1'd1);

assign xor_ln491_94_fu_3315_p2 = (tmp_135_reg_4590 ^ or_ln491_77_fu_3309_p2);

assign xor_ln491_95_fu_3394_p2 = (tmp_145_fu_3386_p3 ^ 1'd1);

assign xor_ln491_96_fu_3400_p2 = (tmp_144_reg_4631 ^ 1'd1);

assign xor_ln491_97_fu_3421_p2 = (tmp_141_reg_4617 ^ or_ln491_80_fu_3405_p2);

assign xor_ln491_98_fu_3426_p2 = (xor_ln491_97_fu_3421_p2 ^ 1'd1);

assign xor_ln491_99_fu_3438_p2 = (tmp_141_reg_4617 ^ 1'd1);

assign xor_ln491_fu_1944_p2 = (tmp_85_fu_1936_p3 ^ 1'd1);

assign zext_ln491_10_fu_2651_p1 = and_ln491_54_fu_2645_p2;

assign zext_ln491_11_fu_2796_p1 = and_ln491_59_fu_2790_p2;

assign zext_ln491_12_fu_2941_p1 = and_ln491_64_fu_2935_p2;

assign zext_ln491_13_fu_3086_p1 = and_ln491_69_fu_3080_p2;

assign zext_ln491_14_fu_3231_p1 = and_ln491_74_fu_3225_p2;

assign zext_ln491_15_fu_3376_p1 = and_ln491_79_fu_3370_p2;

assign zext_ln491_16_fu_3521_p1 = and_ln491_84_fu_3515_p2;

assign zext_ln491_17_fu_3666_p1 = and_ln491_89_fu_3660_p2;

assign zext_ln491_18_fu_3811_p1 = and_ln491_94_fu_3805_p2;

assign zext_ln491_19_fu_3956_p1 = and_ln491_99_fu_3950_p2;

assign zext_ln491_20_fu_4101_p1 = and_ln491_104_fu_4095_p2;

assign zext_ln491_6_fu_2071_p1 = and_ln491_34_fu_2065_p2;

assign zext_ln491_7_fu_2216_p1 = and_ln491_39_fu_2210_p2;

assign zext_ln491_8_fu_2361_p1 = and_ln491_44_fu_2355_p2;

assign zext_ln491_9_fu_2506_p1 = and_ln491_49_fu_2500_p2;

assign zext_ln491_fu_1926_p1 = and_ln491_fu_1920_p2;

always @ (posedge ap_clk) begin
    add_ln491_reg_4340[1:0] <= 2'b00;
    add_ln491_13_reg_4367[1:0] <= 2'b00;
    add_ln491_15_reg_4394[1:0] <= 2'b00;
    add_ln491_17_reg_4421[1:0] <= 2'b00;
    add_ln491_19_reg_4448[1:0] <= 2'b00;
    add_ln491_21_reg_4475[1:0] <= 2'b00;
    add_ln491_23_reg_4502[1:0] <= 2'b00;
    add_ln491_25_reg_4529[1:0] <= 2'b00;
    add_ln491_27_reg_4556[1:0] <= 2'b00;
    add_ln491_29_reg_4583[1:0] <= 2'b00;
    add_ln491_31_reg_4610[1:0] <= 2'b00;
    add_ln491_33_reg_4637[1:0] <= 2'b00;
    add_ln491_35_reg_4664[1:0] <= 2'b00;
    add_ln491_37_reg_4691[1:0] <= 2'b00;
    add_ln491_39_reg_4718[1:0] <= 2'b00;
    add_ln491_41_reg_4745[1:0] <= 2'b00;
end

endmodule //myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config8_s
