[SkuIds]
  0|DEFAULT              # The entry: 0|DEFAULT is reserved and always required.

[DefaultStores]
  0|STANDARD             # UEFI Standard default  0|STANDARD is reserved.
  1|MANUFACTURING        # UEFI Manufacturing default 1|MANUFACTURING is reserved.

[PcdsDynamicHii.common.DEFAULT.STANDARD]
gStructPcdTokenSpaceGuid.PcdSetupData|L"Setup"|ec87d643-eba4-4bb5-a1e5-3f3e36b20da9|0x00||
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig|L"SocketMemoryConfig"|98cf19ed-4109-4681-b79d-9196757c7824|0x00

# no L in last of value, field name is wrong
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.memFl|0xffffffffL
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.memFlows|0xffffffffL


gStructPcdTokenSpaceGuid.PcdSetupData.Benchmark|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CloudProfile|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.Use1GPageTable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ResetOnMemMapChange|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.FanPwmOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WakeOnLanSupport|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationBreakpointType|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.bsdBreakpoint|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ForceSetup|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.BiosGuardEnabled|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.DfxPopulateBGDirectory|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.EnableAntiFlashWearout|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.SkipXmlComprs|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.DfxAdvDebugJumper|0x2
gStructPcdTokenSpaceGuid.PcdSetupData.DfxAltPostCode|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.serialDebugMsgLvl|0x2
gStructPcdTokenSpaceGuid.PcdSetupData.serialDebugTrace|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.serialDebugMsgLvlTrainResults|0x8
gStructPcdTokenSpaceGuid.PcdSetupData.VideoSelect|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.Pmtt|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.Ps2PortSwap|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.Numlock|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WakeOnLanS5|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.BootNetwork|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ARIEnable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ARIForward|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.SRIOVEnable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.SystemPageSize|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.MRIOVEnable|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WakeOnRTCS4S5|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.RTCWakeupTimeHour|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.RTCWakeupTimeMinute|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.RTCWakeupTimeSecond|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.RsaSupport|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.LegacyPxeRom|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.EfiNetworkSupport|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.LomDisableByGpio|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ReserveMem|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ReserveStartAddr|0x100000
gStructPcdTokenSpaceGuid.PcdSetupData.TagecMem|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationResetType|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationCountOuter|0x1f4
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationCountInner|0x1f4
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationStopOnError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationBootWhenDone|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationSkxPciError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationSkxPciLinkError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationSkxPciLinkRecoveryCountError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationSkxPciLinkRecoveryCountThreshold|0x4
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationPchPciError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ValidationKtiError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.XhciWakeOnUsbEnabled|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.UsbLegacySupport|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UsbEmul6064|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UsbMassResetDelay|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.UsbNonBoot|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieClockGatingDisabled|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieDmiAspm|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.GbePciePortNum|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.RamDebugInterface|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.TraceHubDebugInterface|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.SystemErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PoisonEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ViralEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ClearViralStatus|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CloakingEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UboxToPcuMcaEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.CaterrGpioSmiEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.FatalErrSpinLoopEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.McBankWarmBootClearError|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.EmcaEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.LmceEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.EmcaIgnOptin|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.EmcaCsmiEn|0x2
gStructPcdTokenSpaceGuid.PcdSetupData.CsmiDynamicDisable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.EmcaMsmiEn|0x2
gStructPcdTokenSpaceGuid.PcdSetupData.ElogCorrErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ElogMemErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ElogProcErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.EmcaSetFwUpdate|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WheaSupportEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.WheaLogMemoryEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.WheaLogProcEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.WheaLogPciEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.McaBankErrInjEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.AEPErrorInjEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WheaErrorInjSupportEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.WheaErrInjEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.WheaPcieErrInjEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieErrInjActionTable|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.MeSegErrorInjEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.KTIFailoverSmiEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.MemErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.CorrMemErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.LeakyBktHiLeakyBktLo|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.SpareIntSelect|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.FnvErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.FnvErrorLowPrioritySignal|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.FnvErrorHighPrioritySignal|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.NgnAddressRangeScrub|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.NgnHostAlertPatrolScrubUNC|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.NgnHostAlertAit|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.NgnHostAlertDpa|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IioErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IoMcaEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioErrorPinEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IioErrRegistersClearEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.LerEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.DisableMAerrorLoggingDueToLER|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioIrpErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_parityError|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_qtOverflow|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_unexprsp|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_csraccunaligned|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_unceccCs0|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_unceccCs1|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_rcvdpoison|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_crreccCs0|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.irpp0_crreccCs1|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioMiscErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioVtdErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioDmaErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioDmiErrorEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioPcieAddCorrErrorEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioPcieAddUnCorrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.IioPcieAerSpecCompEn|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieCorrErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieUncorrErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieFatalErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieCorErrCntr|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.PcieCorErrMaskBitMap|0x3f
gStructPcdTokenSpaceGuid.PcdSetupData.PcieCorErrThres|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieAerCorrErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieAerAdNfatErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieAerNfatErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PcieAerFatErrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.SerrPropEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.PerrPropEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.OsSigOnSerrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.OsSigOnPerrEn|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.ConsoleRedirection|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.FlowControl|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.BaudRate|0x5
gStructPcdTokenSpaceGuid.PcdSetupData.TerminalType|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.Parity|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.DataBits|0x8
gStructPcdTokenSpaceGuid.PcdSetupData.StopBits|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.TerminalResolution|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.LegacyOsRedirection|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.BootAllOptions|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.OverclockingSupport|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.FilterPll|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreMaxOcRatio|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreVoltageMode|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreVoltageOverride|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreExtraTurboVoltage|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreVoltageOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CoreVoltageOffsetPrefix|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrMaxOcRatio|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrVoltageMode|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrVoltageOverride|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrExtraTurboVoltage|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrVoltageOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.ClrVoltageOffsetPrefix|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UncoreVoltageOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UncoreVoltageOffsetPrefix|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IoaVoltageOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IoaVoltageOffsetPrefix|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IodVoltageOffset|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.IodVoltageOffsetPrefix|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.VccIoVoltage|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.SvidEnable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.SvidVoltageOverride|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.CpuVccInVoltage|0x167
gStructPcdTokenSpaceGuid.PcdSetupData.FivrFaultsEnable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.FivrEfficiencyEnable|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.UefiOptimizedBootToggle|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.EfiWindowsInt10Workaround|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.SetShellFirst|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.UsbStackSupport|0x1
gStructPcdTokenSpaceGuid.PcdTcg2Config|L"TCG2_CONFIGURATION"|6339d487-26ba-424b-9a5d-687e25d740bc|0x00
gStructPcdTokenSpaceGuid.PcdTcg2Config.TpmDevice|0x1
gStructPcdTokenSpaceGuid.PcdTcg2Version|L"TCG2_VERSION"|6339d487-26ba-424b-9a5d-687e25d740bc|0x00
gStructPcdTokenSpaceGuid.PcdTcg2Version.Tpm2AcpiTableRev|0x4
gStructPcdTokenSpaceGuid.PcdTcg2Version.PpiVersion|0x332e31
gStructPcdTokenSpaceGuid.PcdPchSetup|L"PchSetup"|4570b7f1-ade8-4943-8dc3-406472842384|0x00
gStructPcdTokenSpaceGuid.PcdPchSetup.FirmwareConfiguration|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchDciEn|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchDciAutoDetect|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.BoardCapability|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.DeepSxMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Gp27WakeFromDeepSx|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSmbus|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSerm|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchDisplay|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPciClockRun|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSirqMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableClockSpreadSpec|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.StateAfterG3|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.IchPort80Route|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchCrossThrottling|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchCrid|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchIoApic24119Entries|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PciePllSsc|0xfe
gStructPcdTokenSpaceGuid.PcdPchSetup.PciePllSsc|0xfe
gStructPcdTokenSpaceGuid.PcdPchSetup.UsbPrecondition|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbManualMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Btcg|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.Usb3PinsTermination|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.EnableUsb3Pin[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbPerPortCtl|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbHsPort[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbSsPort[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.XhciIdleL1|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.XhciDisMSICapability|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.XhciOcMapEnabled|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchUsbDegradeBar|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchHdAudio|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchHdAudioCodecSelect|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchHdAudioPme|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.DfxHdaVcType|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSata|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataInterfaceMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTestMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSalp|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataAlternateId|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidLoadEfiDriver[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemap[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemapPort[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemap[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemapPort[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemap[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.RstPcieStorageRemapPort[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PxDevSlp[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataPort[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHotPlug[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataMechanicalSw[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataExternal[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataSpinUp[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataType[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataTopology[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataHddlk|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataLedl|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidR0|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidR1|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidR10|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidR5|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidIrrt|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidOub|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidIooe|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidSrt|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidOromDelay|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchsSata|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataInterfaceMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTestMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSalp|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataAlternateId|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.SataRaidLoadEfiDriver[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataPort[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHotPlug[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataExternal[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataSpinUp[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataType[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataTopology[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataHddlk|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataLedl|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidR0|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidR1|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidR10|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidR5|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidIrrt|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidOub|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidIooe|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidSrt|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.sSataRaidOromDelay|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchWakeOnLan|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSlpLanLowDc|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchLanK1Off|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PciDelayOptimizationEcr|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieComplianceTestMode|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieGlobalAspm|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieUX16CompletionTimeout|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieUX8CompletionTimeout|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieUX16MaxPayloadSize|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieUX8MaxPayloadSize|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieDmiExtSync|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieDmiStopAndScreamEnable|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.XTpmLen|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSBDE|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSBDEPort|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFunctionSwapping|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxReadRequestSize|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[0]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[1]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[2]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[3]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[4]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[5]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[5]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[6]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[6]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[7]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[7]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[8]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[8]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[9]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[9]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[10]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[10]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[11]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[11]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[12]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[12]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[13]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[13]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[14]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[14]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[15]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[15]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[16]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[16]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[17]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[17]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[18]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[18]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Override[19]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.TestPchPcieEqPh2Preset[19]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[0]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[0]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[1]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[1]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[2]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[2]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[3]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[3]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[4]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[4]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[5]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[5]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[6]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[6]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[7]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[7]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[8]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[8]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[9]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[9]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[10]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[10]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[11]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[11]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[12]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[12]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[13]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[13]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[14]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[14]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[15]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[15]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[16]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[16]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[17]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[17]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[18]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[18]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCm[19]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieLaneCp[19]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqOverride|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCm[0]|0x6
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCp[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCm[1]|0x4
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCp[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCm[2]|0x8
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCp[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCm[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCp[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCm[4]|0xa
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieSwEqCoeffCp[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[0]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[0]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[0]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[0]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[1]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[1]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[1]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[1]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[2]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[2]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[2]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[2]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[3]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[3]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[3]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[3]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[4]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[4]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[4]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[4]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[5]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[5]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[5]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[5]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[5]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[5]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[5]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[6]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[6]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[6]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[6]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[6]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[6]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[6]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[7]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[7]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[7]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[7]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[7]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[7]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[7]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[8]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[8]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[8]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[8]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[8]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[8]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[8]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[9]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[9]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[9]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[9]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[9]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[9]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[9]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[10]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[10]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[10]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[10]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[10]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[10]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[10]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[11]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[11]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[11]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[11]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[11]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[11]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[11]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[12]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[12]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[12]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[12]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[12]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[12]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[12]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[13]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[13]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[13]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[13]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[13]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[13]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[13]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[14]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[14]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[14]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[14]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[14]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[14]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[14]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[15]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[15]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[15]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[15]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[15]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[15]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[15]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[16]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[16]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[16]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[16]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[16]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[16]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[16]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[17]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[17]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[17]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[17]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[17]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[17]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[17]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[18]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[18]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[18]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[18]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[18]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[18]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[18]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEn[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAspm[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortL1SubStates[19]|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortEqPh3Method[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortACS[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortURE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortFEE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortNFE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCEE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSFE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSNE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSCE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortPMCE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortHPE[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortAER[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortSpeed[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMSIE[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieTopology[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortMaxPayLoadSize[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PcieRootPortCompletionTimeout[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMode[19]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideValue[19]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieSnoopLatencyOverrideMultiplier[19]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMode[19]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideValue[19]|0x3c
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieNonSnoopLatencyOverrideMultiplier[19]|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrConfigLock[19]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSmmBwp|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.ThermalDeviceEnable|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.ThermalDeviceEnable|0x3
gStructPcdTokenSpaceGuid.PcdPchSetup.TraceHubEnableMode|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.MemRegion0BufferSize|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.MemRegion1BufferSize|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Dwr_Enable|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Dwr_Stall|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Dwr_BmcRootPort|0x5
gStructPcdTokenSpaceGuid.PcdPchSetup.DwrEn_PMCGBL|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.DwrEn_MEWDT|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.DwrEn_IEWDT|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Dwr_MeResetPrepDone|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.Dwr_IeResetPrepDone|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchP2sbDevReveal|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchP2sbUnlock|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.TestDmiAspmCtrl|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PmcReadDisable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.TestSmbusSpdWriteDisable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchAllUnLock|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchTraceHubHide|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchGpioLockDown|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchRtcLock|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchBiosLock|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchGbeFlashLockDown|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchThermalUnlock|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.FlashLockDown|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchEvaMrom0HookEnable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchEvaMrom1HookEnable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.TestMctpBroadcastCycle|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.DmiLinkDownHangBypass|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.ForceEnableAllPCIePorts|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.TestESPIIOMemoryProg|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchAdrEn|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.AdrGpioSel|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.AdrHostPartitionReset|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.AdrTimerEn|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.AdrTimerVal|0x4
gStructPcdTokenSpaceGuid.PcdPchSetup.AdrMultiplierVal|0x63
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSataLtrEnable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSataLtrOverride|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSataSnoopLatencyOverrideValue|0x28
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSataSnoopLatencyOverrideMultiplier|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSataLtrConfigLock|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSSataLtrEnable|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSSataLtrOverride|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSSataSnoopLatencyOverrideValue|0x28
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSSataSnoopLatencyOverrideMultiplier|0x2
gStructPcdTokenSpaceGuid.PcdPchSetup.PchSSataLtrConfigLock|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[0]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[0]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[1]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[1]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[2]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[2]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[3]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[3]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[4]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[4]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[5]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[5]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[6]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[6]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[7]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[7]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[8]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[8]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[9]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[9]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[10]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[10]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[11]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[11]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[12]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[12]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[13]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[13]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[14]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[14]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[15]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[15]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[16]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[16]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[17]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[17]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[18]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[18]|0x0
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieLtrEnable[19]|0x1
gStructPcdTokenSpaceGuid.PcdPchSetup.PchPcieForceLtrOverride[19]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration|L"MeRcConfiguration"|2b26358d-f899-41c4-9bc2-82a338b993d8|0x00
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeStateControl|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Amt|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.DelayedAuthenticationMode|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeFwDowngrade|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.LocalFwUpdEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MngState|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MdesCapability|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.AmtbxHotKeyPressed|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HideUnConfigureMeConfirm|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.UnConfigureMe|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.USBProvision|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.FWProgress|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.AmtCiraRequest|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.AmtCiraTimeout|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Asf|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.WatchDog|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.WatchDogTimerBios|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.WatchDogOs|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.WatchDogTimerOs|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.CoreBiosDoneEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MebxDebugMsg|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.AmtbxSelectionScreen|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MebxNonUiTextMode|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MebxUiTextMode|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MebxGraphicsMode|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.CpuTypeEmulation|0xa
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.CLINKDisableOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.VproAllowed|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.BiosReflash|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.BiosSetup|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.BiosPause|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SecureBootExposureToFw|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HsioMessagingEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidInitStat|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HostResetNotification|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeEndOfPostEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeStateControl|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci1Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci2Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci3Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeIderEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeKtEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.DisableD0I3SettingForHeci|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.IccClkOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.RegLock|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.IccProfile|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Frequency[1]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Spread[1]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Frequency[0]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.Spread[0]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MePttEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsAltitude|0x8000
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsMctpBusOwner|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsPsuAddress[0]|0xb0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsPsuAddress[1]|0xb2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsPsuAddress[2]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsPsuAddress[3]|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeTimeout|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HsioMessagingEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidInitStat|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HostResetNotification|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.PreDidMeResetEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHmrfpoViaHeci3|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHmrfpoLockEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHmrfpoEnableEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeEndOfPostEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeGrPromotionEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeGrLockEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci1Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci2Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci3Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeIderEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeKtEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci1HideInMe|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci2HideInMe|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci3HideInMe|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.DisableD0I3SettingForHeci|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.BreakRtcEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.CoreBiosDoneEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.DelayedAuthenticationMode|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsIccClkOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.SpsIccClkSscSetting|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmPwrOptBootOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmPwrOptBoot|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmCores2DisableOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmCores2Disable|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmPowerMsmtOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmPowerMsmtSupport|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmHwChangeOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmHwChangeStatus|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.NmPtuLoadOverride|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.HsioMessagingEnabled|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidEnabled|0x1
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeDidInitStat|0x0
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci1Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci2Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeHeci3Enabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeIderEnabled|0x2
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration.MeKtEnabled|0x2
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration|L"IeRcConfiguration"|d8b85944-13b2-41f9-85c6-a0b133783e40|0x00
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeHeci1Enabled|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeHeci2Enabled|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeHeci3Enabled|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeIderEnabled|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeKtEnabled|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeDidEnabled|0x1
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IeUmaRequested|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.IePassUmaBaseAddress|0x0
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.SubsystemVendorId|0x8086
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration.SubsystemId|0x7270
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration|L"SvOtherConfiguration"|422ed87f-8ea3-4aac-80d8-508de15208ef|0x00
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.SvBootMode|0xc5
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.FinalSVLoop|0x2
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.SvDrng|0xff
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.SvRtitResvMem|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.SvRtitOutMemSize|0x200000
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.USB_Stop|0x1
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.InitStartUpCodeSegment|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.InitStartUpCodeOffset|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.Reserve_Lower_4K|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.SvITPasCpuSvHIF|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.EnableErrCtrlLockUnlock|0x1
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.XmlKnobsFormat|0x0
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration.CpuSvPublishSmmMcaCap|0x0
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig|L"SocketCommonRcConfig"|4402ca38-808f-4279-bcec-5baf8d59092f|0x00
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.MmcfgBase|0x3
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.MmcfgSize|0x2
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.MmiohBase|0x2
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.MmiohSize|0x0
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.IsocEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.NumaEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxRstCplBitsEn|0xf
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[0]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[1]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[2]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[3]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[4]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[5]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[6]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[7]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[8]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[9]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[10]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[11]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[12]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[13]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[14]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[15]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[16]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[17]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[18]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[19]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[20]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[21]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[22]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[23]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[24]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[25]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[26]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[27]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[28]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[29]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[30]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.DfxB2PMailboxCmdEnMask[31]|0xff
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig.MirrorMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.Srat|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SratMemoryHotPlug|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SratCpuHotPlug|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EnforcePOR|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.pprType|0x3
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.pprErrInjTest|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DdrFreqLimit|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.imcBclk|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.promoteMrcWarnings|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.promoteWarnings|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.haltOnMemErr|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MultiThreaded|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.spdCrcCheck|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.logParsing|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.lrdimmModuleDelay|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.HwMemTest|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemTestLoops|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DdrMemoryType|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.AttemptFastBoot|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.AttemptFastBootCold|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemTestOnFastBoot|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.RmtOnColdFastBoot|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.bdatEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ScrambleEnDDRT|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ScrambleEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.allowCorrectableError|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.allowCorrectableMemTestError|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.WrCRC|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dimmIsolation|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.WritePreamble|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ReadPreamble|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ScrambleSeedLow|0xa02b
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ScrambleSeedHigh|0xd395
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ADREn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.LegacyADRModeEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.check_pm_sts|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.check_platform_detect|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CustomRefreshRateEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CustomRefreshRate|0x14
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CustomRefreshRate|0x14
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.mcBgfThreshold|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dllResetTestLoops|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.oppReadInWmm|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.normOppInterval|0x400
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.caParity|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.smbSpeed|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.mrcRepeatTest|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.Blockgnt2cmd1cyc|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.Disddrtopprd|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.rankMaskEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch0|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch1|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch2|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch3|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch4|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch5|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch6|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck0ch7|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch0|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch1|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch2|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch3|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch4|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch5|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch6|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck1ch7|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch0|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch1|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch2|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch3|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch4|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch5|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch6|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck2ch7|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch0|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch1|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch2|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch3|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch4|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch5|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch6|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.sck3ch7|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.cmdSetupPercentOffset|0x32
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PagePolicy|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.txEqCalibration|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CmdTxEqCalibration|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.RxDfe|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.TxRiseFallSlewRate|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.iModeTraining|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.RoundTripLatency|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DutyCycleTraining|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.readVrefCenter|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.eyeDiagram|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.turnaroundOpt|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.turnaroundOptDdrt|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.oneRankTimingMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.pda|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.wrVrefCenter|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.thermalthrottlingsupport|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.OffPkgMemToThermTrip|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.OffPkgMemToMemTrip|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CmiInitOption|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.memhotSupport|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemhotOutputOnlyOpt|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.memhotSupport|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemHotIn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemHotOut|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemhotOutputOnlyOpt|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CkeProgramming|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SrefProgramming|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PkgcSrefEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CkeIdleTimer|0x14
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ApdEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PpdEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DdrtCkeEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.OppSrefEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DdrtSrefEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MdllOffEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CkMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.XMPMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.XMPMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.XMPMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.Vdd|0x4b0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.commandTiming|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tREFI|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tCAS|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRP|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRCD|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRAS|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tWR|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRFC|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRRD|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRTP|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tWTR|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tFAW|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tRC|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.tCWL|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.volMemMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PmemCaching|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ImcInterleaving|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ChannelInterleaving|0x3
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.RankInterleaving|0x8
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SocketInterleaveBelow4GB|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnPowerMgmt|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnPeakPower|0x4e20
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnAveragePower|0x3a98
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnArsPublish|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnArsOnBoot|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.LockNgnCsr|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnDebugLock|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnCmdTime|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnEccCorr|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnEccWrChk|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.NgnEccRdChk|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.crQosConfig|0x6
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.LatchSystemShutdownState|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SanitizeOverwriteNvmDimm|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EliminateDirectoryInFarMemory|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseAllDIMMs|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[4]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[5]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[6]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[7]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[8]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[9]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[10]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[11]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[12]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[13]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[14]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[15]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[16]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[17]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[18]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[19]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[20]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[21]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[22]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.setSecureEraseSktCh[23]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EnableBiosSsaLoader|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EnableBiosSsaRMT|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EnableBiosSsaHbmRmt|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EnableBiosSsaRMTonFCB|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaPerBitMargining|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaDisplayTables|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaPerDisplayPlots|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaLoopCount|0x10
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaBacksideMargining|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaEarlyReadIdMargining|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaStepSizeOverride|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaRxDqs|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaRxVref|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaTxDq|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaTxVref|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaCmdAll|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaCmdVref|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaCtlAll|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaEridDelay|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaEridVref|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BiosSsaDebugMessages|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.partialmirrorsize[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.partialmirrorsize[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.partialmirrorsize[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.partialmirrorsize[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.partialmirrorsad0|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PartialMirrorUefi|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PartialMirrorUefiPercent|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ImmediateFailoverAction|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.RankSparing|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.multiSparingRanks|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemCeFloodPolicy|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.spareErrTh|0x7fff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.leakyBktLo|0x28
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.leakyBktHi|0x29
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PclsEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ADDDCEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SddcPlusOneEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.SddcPlusOneEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.AdddcErrInjEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ExtendedADDDCEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DieSparing|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DieSparingAggressivenessLevel|0x80
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PatrolScrub|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PatrolScrubDuration|0x18
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.PatrolScrubAddrMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxDimmManagement|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxLoadDimmMgmtDriver|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPerMemMode|0x3
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxMaxNodeInterleave|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionDDRTDimm|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[0]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[1]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[2]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[3]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[4]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[5]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[6]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[7]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[8]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[9]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[10]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[11]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[12]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[13]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[14]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxPartitionRatio[15]|0x4
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxLoadDimmDebugFw|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxHighAddressStartBitPosition|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxLowMemChannel|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.dfxCfgMask2LM|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ManualDeviceSpareEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.crMixedSKU|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.EccSupport|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.ShortStroke2GB|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxDdrtTransactor|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputRt|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxDdrtRt|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputIoLatency|0x1f
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputIoLatencyIoComp|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputTxDqDelay|0x7ff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputTxDqsDelay|0x7ff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputTxDqBitDelay|0x7ff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputRxDqDelay|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputRxDqsDelay|0xff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputRxDqBitDelay|0x3f
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxInputGnt2Erid|0x1ff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxCwlAdjPos|0xf
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxCwlAdjNeg|0x7
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DfxRcvEnDelay|0x7ff
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.mdllSden|0x2
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.BwLimitTfOvrd|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.DramRaplExtendedRange|0x1
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.CmsEnableDramPm|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig|L"SocketMpLinkConfig"|2b9b22de-2ad4-4abc-957d-5f18c504a05c|0x00
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DegradePrecedence|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.QpiLinkSpeedMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.QpiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiLinkL0pEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiLinkL1En|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DirectoryModeEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.XptRemotePrefetchEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiPrefetchEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.RdCurForXptPrefetchEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiLbEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiSkuMismatchCheck|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.IrqThreshold|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.TorThresLoctoremNorm|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.TorThresLoctoremEmpty|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.TscSyncEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.QpiCpuSktHotPlugEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.KtiCpuSktHotPlugTopology|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.IoDcMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.LegacyVgaSoc|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SplitLock|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SncEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.XptPrefetchEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.LegacyVgaStack|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.MmioP2pDis|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DebugPrintLevel|0xf
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.StaleAtoSOptEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.LLCDeadLineAlloc|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvAkFifoThld|0x8
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvM3KtiCountMismatchEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvDisIsocEgrRes|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvMctpBroadcastEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvKtiEvDebugPrintEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvMinCreditSocEn[0]|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvMinCreditSocEn[1]|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvMinCreditSocEn[2]|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvMinCreditSocEn[3]|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.SvKtiForceUnusedL1En|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.BusRatio[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.BusRatio[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.BusRatio[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.BusRatio[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxHaltLinkFailReset|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxKtiMaxInitAbort|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxLlcShareDrdCrd|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxBiasFwdMode|0x5
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxSnoopFanoutEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxHitMeEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxFrcfwdinv|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxDbpEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxCleanEvictAlwaysLive|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxModifiedEvictAlwaysLive|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxOsbEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxOsbLocRd|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxOsbLocRdCur|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxOsbRmtRd|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxHitMeRfoDirsEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxGateOsbIodcAllocEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxDualLinksInterleavingMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxSystemDegradeMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxVn1En|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxD2cEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxD2kEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.DfxLockMaster|0x4
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2DfxCrcMode|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2DfxL0pEnable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2DfxL1Enable|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2DfxKtiFailoverEn|0x2
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P0KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P1KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu0P2KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P0KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P1KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu1P2KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P0KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P1KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu2P2KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P0KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P1KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2KtiPortDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2KtiLinkVnaOverride|0x7f
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig.Cpu3P2KtiLinkSpeed|0x3
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig|L"SocketProcessorCoreConfig"|07013588-c789-4e12-a7c3-88fafae79f7c|0x00
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PchTraceHubEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorHyperThreadingDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IedSize|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IedTraceSize|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.TsegSize|0x5
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.AllowMixedPowerOnCpuRatio|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CheckCpuBist|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ThreeStrikeTimer|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.FastStringEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.MachineCheckEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CpuidMaxValue|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.MlcStreamerPrefetcherEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.MlcSpatialPrefetcherEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.DCUStreamerPrefetcherEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.DCUIPPrefetcherEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.LlcPrefetchEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.DCUModeSelection|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CpuL1NextPagePrefetcherDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.BspSelection|0xff
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.MTRRDefTypeUncachable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorX2apic|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ForceX2ApicIds|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ForcePhysicalModeEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorVirtualWireMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PCIeDownStreamPECIWrite|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PeciInTrustControlBit|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IioLlcWaysMask|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.RemoteWaysMask|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.TargetedSmi|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.eSmmSaveState|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SmbusErrorRecovery|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ExecuteDisableBit|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorLtsxEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorVmxEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorSmxEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.LockChipset|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.BiosAcmErrorReset|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorMsrLockControl|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PpinControl|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.AesEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxFactoryReset|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.EnableSgx|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxOobManagement|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxPackageInfoInBandAccess|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PrmrrBa|0x100000000L
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.PrmrrS|0x80000000L
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxQoS|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.EpochUpdate|0x2
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxEpoch0|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxEpoch1|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxLeWr|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxLePubKeyHash0|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxLePubKeyHash1|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxLePubKeyHash2|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxLePubKeyHash3|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.SgxDebugMode|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.EnableTme|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.EnableTmeCR|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.TmeExclusionBase|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.TmeExclusionLength|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.EnableMktme|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.DebugInterface|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CoreDisableMask[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IotEn[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMinWay[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMaxTorEntry[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CoreDisableMask[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IotEn[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMinWay[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMaxTorEntry[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CoreDisableMask[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IotEn[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMinWay[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMaxTorEntry[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.CoreDisableMask[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.IotEn[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMinWay[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.OclaMaxTorEntry[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorFlexibleRatioOverrideEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorFlexibleRatio|0x17
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig|L"SocketPowerManagementConfig"|a1047342-bdba-4dae-a67a-40979b65c7f8|0x00
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.AcpiS3Enable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.AcpiS4Enable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorHWPMEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorHWPMInterrupt|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorEPPEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorEppProfile|0x80
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorAPSrocketing|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorPerCoreRaplLimit|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.WFRWAEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.UFSDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.AvxIccpLevel|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorEistEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ConfigTDPLevel|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorEistPsdFunc|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.BootPState|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EETurboDisable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboMode|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnableXe|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.OverclockingLock|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.AvxSupport|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[0]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[1]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[2]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[3]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[4]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[4]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[5]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[5]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[6]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[6]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitRatio[7]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboRatioLimitCores[7]|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.LOT26UnusedVrPowerDownEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorAutonomousCstateEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.MonitorMWait|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.C1AutoDemotion|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.C1AutoUnDemotion|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.C6Enable|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorC1eEnable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.OSCx|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PackageCState|0xff
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.C2C3TT|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.DynamicL1|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCLatNeg|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.LTRSwInput|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgcCriteria|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[4]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[4]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[4]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValid[5]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlMultiplier[5]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CStateLatencyCtrlValue[5]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TStateEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.OnDieThermalThrottling|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProchotLock|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnableProcHot|0x3
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnableThermalMonitor|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProchotResponseRatio|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TCCActivationOffset|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SAPMControl|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EetOverrideEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorScalability|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PwrPerfTuning|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.ProcessorOutofBandAlternateEPB|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.AltEngPerfBIAS|0x7
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PwrPerfSwitch|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.WorkLdConfig|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EngAvgTimeWdw1|0x17
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.P0TtlTimeLow1|0x23
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.P0TtlTimeHigh1|0x3a
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CurrentConfig|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.CurrentLimit|0x438
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PpcccLock|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCstEntryValCtl|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SwLtrOvrdCtl|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SnpLatVld|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SnpLatOvrd|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SnpLatMult|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SnpLatVal|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.NonSnpLatVld|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.NonSnpLatOvrd|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.NonSnpLatMult|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.NonSnpLatVal|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.UncrPerfPlmtOvrdEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.IoBwPlmtOvrdEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.IomApmOvrdEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.KtiApmOvrdEn|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PerfPlimitDifferential|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PerfPLimitClipC|0x1f
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PerfPLmtThshld|0xf
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PerfPLimitEn|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.FastRaplDutyCycle|0x40
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboPowerLimitLock|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.TurboPowerLimitCsrLock|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit1En|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit1Power|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit1Time|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit2En|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit2Power|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PowerLimit2Time|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.UsePmaxOffsetTable|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PmaxSign|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PmaxOffset|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PmaxOffset|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PmaxDetectorIo|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti0In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti1In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti2In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio0In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio1In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio2In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio3In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio4In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio5In[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti0In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti1In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti2In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio0In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio1In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio2In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio3In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio4In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio5In[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti0In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti1In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti2In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio0In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio1In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio2In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio3In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio4In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio5In[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti0In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti1In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.Kti2In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio0In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio1In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio2In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio3In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio4In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PcieIio5In[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SetvidDecayDisable[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SapmCtlLock[0]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SetvidDecayDisable[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SapmCtlLock[1]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SetvidDecayDisable[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SapmCtlLock[2]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SetvidDecayDisable[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.SapmCtlLock[3]|0x1
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpType[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaKti[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoKti[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskKti[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskKti[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaRlink[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoRlink[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskRlink[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskRlink[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaFxr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoFxr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskFxr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskFxr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaMcddr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeMcddr[0]|0x10
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoMcddr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskMcddr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskMcddr[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaIio[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeIio[0]|0x20
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoIio[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskIio[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskIio[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaHqm[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoHqm[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskHqm[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskHqm[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaNac[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoNac[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskNac[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskNac[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaTip[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoTip[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskTip[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskTip[0]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpType[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaKti[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoKti[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskKti[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskKti[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaRlink[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoRlink[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskRlink[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskRlink[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaFxr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoFxr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskFxr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskFxr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaMcddr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeMcddr[1]|0x10
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoMcddr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskMcddr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskMcddr[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaIio[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeIio[1]|0x20
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoIio[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskIio[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskIio[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaHqm[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoHqm[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskHqm[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskHqm[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaNac[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoNac[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskNac[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskNac[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaTip[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoTip[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskTip[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskTip[1]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpType[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaKti[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoKti[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskKti[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskKti[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaRlink[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoRlink[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskRlink[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskRlink[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaFxr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoFxr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskFxr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskFxr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaMcddr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeMcddr[2]|0x10
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoMcddr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskMcddr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskMcddr[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaIio[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeIio[2]|0x20
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoIio[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskIio[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskIio[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaHqm[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoHqm[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskHqm[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskHqm[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaNac[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoNac[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskNac[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskNac[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaTip[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoTip[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskTip[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskTip[2]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpType[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaKti[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoKti[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskKti[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskKti[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaRlink[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoRlink[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskRlink[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskRlink[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaFxr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoFxr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskFxr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskFxr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaMcddr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeMcddr[3]|0x10
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoMcddr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskMcddr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskMcddr[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaIio[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaLogicalIpTypeIio[3]|0x20
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoIio[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskIio[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskIio[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaHqm[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoHqm[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskHqm[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskHqm[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaNac[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoNac[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskNac[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskNac[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.EnablePkgCCriteriaTip[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaInstanceNoTip[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgcCriteraPsMaskTip[3]|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig.PkgCCriteriaAllowedPsMaskTip[3]|0x0
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig|L"FpgaSocketConfig"|75839b0b-0a99-4233-8aa4-3866f6cef4b3|0x00
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaSetupEnabled|0x3
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaSocketGuid[0]|0x0
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaSocketGuid[1]|0x0
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaThermalTH1[0]|0x5a
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaThermalTH2[0]|0x5d
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaThermalTH1[1]|0x5a
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig.FpgaThermalTH2[1]|0x5d
gStructPcdTokenSpaceGuid.PcdEmulationDfxConfig|L"EmulationDfxConfig"|41266ead-701c-461f-a6b1-42cd387d1a6e|0x00
gStructPcdTokenSpaceGuid.PcdEmulationDfxConfig.DfxUbiosGeneration|0x0
gStructPcdTokenSpaceGuid.PcdEmulationDfxConfig.DfxHybridSystemLevelEmulation|0x0
gStructPcdTokenSpaceGuid.PcdEmulationDfxConfig.DfxPmMsrTrace|0x0

[PcdsDynamicHii.common.DEFAULT.MANUFACTURING]
gStructPcdTokenSpaceGuid.PcdSetupData.serialDebugMsgLvl|0x1
gStructPcdTokenSpaceGuid.PcdSetupData.serialDebugMsgLvlTrainResults|0x0
gStructPcdTokenSpaceGuid.PcdSetupData.TagecMem|0x1
gStructPcdTokenSpaceGuid.PcdTcg2Config|L"TCG2_CONFIGURATION"|6339d487-26ba-424b-9a5d-687e25d740bc|0x00
gStructPcdTokenSpaceGuid.PcdTcg2Version|L"TCG2_VERSION"|6339d487-26ba-424b-9a5d-687e25d740bc|0x00
gStructPcdTokenSpaceGuid.PcdPchSetup|L"PchSetup"|4570b7f1-ade8-4943-8dc3-406472842384|0x00
gStructPcdTokenSpaceGuid.PcdMeRcConfiguration|L"MeRcConfiguration"|2b26358d-f899-41c4-9bc2-82a338b993d8|0x00
gStructPcdTokenSpaceGuid.PcdIeRcConfiguration|L"IeRcConfiguration"|d8b85944-13b2-41f9-85c6-a0b133783e40|0x00
gStructPcdTokenSpaceGuid.PcdSvOtherConfiguration|L"SvOtherConfiguration"|422ed87f-8ea3-4aac-80d8-508de15208ef|0x00
gStructPcdTokenSpaceGuid.PcdSocketCommonRcConfig|L"SocketCommonRcConfig"|4402ca38-808f-4279-bcec-5baf8d59092f|0x00
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig|L"SocketMemoryConfig"|98cf19ed-4109-4681-b79d-9196757c7824|0x00
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemhotOutputOnlyOpt|0x0
gStructPcdTokenSpaceGuid.PcdSocketMemoryConfig.MemhotOutputOnlyOpt|0x0
gStructPcdTokenSpaceGuid.PcdSocketMpLinkConfig|L"SocketMpLinkConfig"|2b9b22de-2ad4-4abc-957d-5f18c504a05c|0x00
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig|L"SocketProcessorCoreConfig"|07013588-c789-4e12-a7c3-88fafae79f7c|0x00
gStructPcdTokenSpaceGuid.PcdSocketProcessorCoreConfig.ProcessorVmxEnable|0x0
gStructPcdTokenSpaceGuid.PcdSocketPowerManagementConfig|L"SocketPowerManagementConfig"|a1047342-bdba-4dae-a67a-40979b65c7f8|0x00
gStructPcdTokenSpaceGuid.PcdFpgaSocketConfig|L"FpgaSocketConfig"|75839b0b-0a99-4233-8aa4-3866f6cef4b3|0x00
gStructPcdTokenSpaceGuid.PcdEmulationDfxConfig|L"EmulationDfxConfig"|41266ead-701c-461f-a6b1-42cd387d1a6e|0x00
